[coreboot-gerrit] Change in coreboot[master]: soc/intel/xeon_sp: Add read CPU PPIN MSR function

[Jonathan Zhang (Code Review)]

Jonathan Zhang has posted comments on this change. ( https://review.coreboot.org/c/coreboot/+/42901 )

Change subject: soc/intel/xeon_sp: Add read CPU PPIN MSR function
......................................................................

Patch Set 4: Code-Review+1

Ideally we do not want to duplicate the code in skx and cpx folders. That being said, we do have a plan to merge skx/cpx code base. One idea is to introduce processor family concept, similar like how mainboard variants are designed. So we are good for now.