[coreboot-gerrit] Change in coreboot[master]: mainboard/intel/adlrvp/spd: Update SPD for LP4x SKU

[Subrata Banik (Code Review)]

Hello V Sowmya, build bot (Jenkins), Furquan Shaikh, Tim Wawrzynczak, Angel Pons, Aamir Bohra,

I'd like you to reexamine a change. Please visit

https://review.coreboot.org/c/coreboot/+/48079

to look at the new patch set (#2).

Change subject: mainboard/intel/adlrvp/spd: Update SPD for LP4x SKU
......................................................................

mainboard/intel/adlrvp/spd: Update SPD for LP4x SKU

List of changes in SPD:
1. tCKAVGmax
2. CAS Latencies supported (First Byte)
3. CAS Latencies supported (Second Byte)
4. CAS Latencies supported (Third Byte)
5. Minimum CAS Latency (tAAmin)
6. Read and Write Latency Set options
7. FTB for tAAmin
8. FTB for tCKAVGmax
9. FTB for tCKAVGmin

TEST=Able to build and boot with updated SPD.

Change-Id: Iae7f2693e87bffb2dfa20bd07b22f4a4768c56cb
Signed-off-by: Subrata Banik 
---
M src/mainboard/intel/adlrvp/spd/adlrvp_lp4.spd.hex
1 file changed, 3 insertions(+), 3 deletions(-)

git pull ssh://review.coreboot.org:29418/coreboot refs/changes/79/48079/2