[coreboot-gerrit] Change in coreboot[master]: soc/intel/tigerlake: Disable CPU PCIE in FSP

[Shaunak Saha (Code Review)]

Shaunak Saha has posted comments on this change. ( https://review.coreboot.org/c/coreboot/+/42557 )

Change subject: soc/intel/tigerlake: Disable CPU PCIE in FSP
......................................................................

Patch Set 3:

(1 comment)

https://review.coreboot.org/c/coreboot/+/42557/1//COMMIT_MSG 
Commit Message:

https://review.coreboot.org/c/coreboot/+/42557/1//COMMIT_MSG@8 
PS1, Line 8:
> Please add the reasoning to the commit message.

Sure. Will do.