build bot (Jenkins) has posted comments on this change. ( https://review.coreboot.org/c/coreboot/+/42954 )
Change subject: mb/intel/tglrvp: Enable s0ix for tglrvp_up3
......................................................................
Patch Set 2:
(1 comment)
https://review.coreboot.org/c/coreboot/+/42954/2/src/mainboard/intel/tglrvp/...
File src/mainboard/intel/tglrvp/variants/tglrvp_up3/devicetree.cb:
https://review.coreboot.org/c/coreboot/+/42954/2/src/mainboard/intel/tglrvp/...
PS2, Line 117: register "s0ix_enable" = "1"
trailing whitespace
--
To view, visit
https://review.coreboot.org/c/coreboot/+/42954
To unsubscribe, or for help writing mail filters, visit
https://review.coreboot.org/settings
Gerrit-Project: coreboot
Gerrit-Branch: master
Gerrit-Change-Id: I657bee1d7ee120ae15ccb4a33f9eb2fcf5cca65a
Gerrit-Change-Number: 42954
Gerrit-PatchSet: 2
Gerrit-Owner: John Zhao
john.zhao@intel.com
Gerrit-Reviewer: Brandon Breitenstein
brandon.breitenstein@intel.com
Gerrit-Reviewer: Divya S Sasidharan
divya.s.sasidharan@intel.com
Gerrit-Reviewer: Wonkyu Kim
wonkyu.kim@intel.com
Gerrit-Reviewer: build bot (Jenkins)
no-reply@coreboot.org
Gerrit-Comment-Date: Wed, 01 Jul 2020 01:34:32 +0000
Gerrit-HasComments: Yes
Gerrit-Has-Labels: No
Gerrit-MessageType: comment