[coreboot-gerrit] Change in coreboot[master]: riscv: Bug in fetch instruction

[Anonymous Coward (Code Review)]

Anonymous Coward #1001664 has uploaded a new patch set (#2). ( https://review.coreboot.org/20105 )

Change subject: riscv: Bug in fetch instruction
......................................................................

riscv: Bug in fetch instruction

I encountered a problem when i debug the code. The bug is continuously
trap in misaligned load.This is caused by the fetch in the exception
handling. Direct read 32bit value not care address alignment. But riscv
have 16bit instruction.

Change-Id: I2b96c73f6bbd8e5a6e0ff66944235fc179a29fe9
Signed-off-by: wxjstz 
---
M src/arch/riscv/trap_handler.c
1 file changed, 6 insertions(+), 1 deletion(-)

git pull ssh://review.coreboot.org:29418/coreboot refs/changes/05/20105/2