Attention is currently required from: Tim Wawrzynczak, Duncan Laurie.
Kyösti Mälkki has posted comments on this change. ( https://review.coreboot.org/c/coreboot/+/52723 )
Change subject: drivers/i2c/designware: Use safe defaults for SCL parameters
......................................................................
Patch Set 2:
(1 comment)
Commit Message:
https://review.coreboot.org/c/coreboot/+/52723/comment/38853b1a_6fa08806
PS1, Line 11: If I2C bus step response has not been measured, assume
: the layout to be designed with a minimal capacitance and
: SCL rise and fall times of 0 ns. The calculations will
: add the required amount of reference clocks for the host
: to drive SCL high or low, such that the maximum bus
: frequency specification is met.
nit: fill this out to 72 chars wide
Done
--
To view, visit
https://review.coreboot.org/c/coreboot/+/52723
To unsubscribe, or for help writing mail filters, visit
https://review.coreboot.org/settings
Gerrit-Project: coreboot
Gerrit-Branch: master
Gerrit-Change-Id: Icbafae22c83ffbc16c179fb5412fb4fd6b70813a
Gerrit-Change-Number: 52723
Gerrit-PatchSet: 2
Gerrit-Owner: Kyösti Mälkki
kyosti.malkki@gmail.com
Gerrit-Reviewer: Duncan Laurie
duncan@iceblink.org
Gerrit-Reviewer: Furquan Shaikh
furquan@google.com
Gerrit-Reviewer: Tim Wawrzynczak
twawrzynczak@chromium.org
Gerrit-Reviewer: Werner Zeh
werner.zeh@siemens.com
Gerrit-Reviewer: build bot (Jenkins)
no-reply@coreboot.org
Gerrit-Attention: Tim Wawrzynczak
twawrzynczak@chromium.org
Gerrit-Attention: Duncan Laurie
duncan@iceblink.org
Gerrit-Comment-Date: Thu, 29 Apr 2021 08:37:05 +0000
Gerrit-HasComments: Yes
Gerrit-Has-Labels: No
Comment-In-Reply-To: Tim Wawrzynczak
twawrzynczak@chromium.org
Gerrit-MessageType: comment