Paul Menzel has posted comments on this change. ( https://review.coreboot.org/c/coreboot/+/42557 )
Change subject: [WIP]mb/google/volteer: Disable CPU PCIE in FSP
......................................................................
Patch Set 1:
(1 comment)
https://review.coreboot.org/c/coreboot/+/42557/1//COMMIT_MSG
Commit Message:
https://review.coreboot.org/c/coreboot/+/42557/1//COMMIT_MSG@8
PS1, Line 8:
Please add the reasoning to the commit message.
--
To view, visit
https://review.coreboot.org/c/coreboot/+/42557
To unsubscribe, or for help writing mail filters, visit
https://review.coreboot.org/settings
Gerrit-Project: coreboot
Gerrit-Branch: master
Gerrit-Change-Id: I7e8512d22b1463bc4207f80b16dcfb5d00ef4b46
Gerrit-Change-Number: 42557
Gerrit-PatchSet: 1
Gerrit-Owner: Shaunak Saha
shaunak.saha@intel.com
Gerrit-Reviewer: Patrick Rudolph
siro@das-labor.org
Gerrit-Reviewer: build bot (Jenkins)
no-reply@coreboot.org
Gerrit-CC: Paul Menzel
paulepanter@users.sourceforge.net
Gerrit-Comment-Date: Fri, 19 Jun 2020 07:57:18 +0000
Gerrit-HasComments: Yes
Gerrit-Has-Labels: No
Gerrit-MessageType: comment