Attention is currently required from: Furquan Shaikh, Maulik V Vaghela, Meera Ravindranath, Subrata Banik. Hello build bot (Jenkins), Furquan Shaikh, Maulik V Vaghela, Subrata Banik,
I'd like you to reexamine a change. Please visit
https://review.coreboot.org/c/coreboot/+/56881
to look at the new patch set (#3).
Change subject: mb/intel/adlrvp: Add support for DDR5 MR SKU ......................................................................
mb/intel/adlrvp: Add support for DDR5 MR SKU
DDR5 Maple ridge SKU uses a Memory down DIMM configuration. This CL adds support for the same.
TEST=Boot DDR5 MR SKU to OS.
Signed-off-by: Meera Ravindranath meera.ravindranath@intel.com Change-Id: I0b7a96b5534d8b80776aa7578ce7c13181af7882 --- M src/mainboard/intel/adlrvp/romstage_fsp_params.c M src/mainboard/intel/adlrvp/spd/Makefile.inc A src/mainboard/intel/adlrvp/spd/adlrvp_ddr5_mr.spd.hex 3 files changed, 36 insertions(+), 2 deletions(-)
git pull ssh://review.coreboot.org:29418/coreboot refs/changes/81/56881/3