[coreboot-gerrit] Change in coreboot[master]: soc/skylake: lock aesni msr

[build bot (Jenkins) (Code Review)]

build bot (Jenkins) has posted comments on this change. ( https://review.coreboot.org/c/coreboot/+/35188 )

Change subject: soc/skylake: lock aesni msr
......................................................................

Patch Set 3:

(1 comment)

https://review.coreboot.org/c/coreboot/+/35188/3/src/soc/intel/skylake/cpu.c 
File src/soc/intel/skylake/cpu.c:

https://review.coreboot.org/c/coreboot/+/35188/3/src/soc/intel/skylake/cpu.c... 
PS3, Line 433: 	
trailing whitespace