[coreboot-gerrit] Change in coreboot[master]: psp_verstage: add new svc for cezanne

[Kangheui Won (Code Review)]

Attention is currently required from: Jason Glenesk, Raul Rangel, Marshall Dawson, Rob Barnes, Felix Held.
Kangheui Won has posted comments on this change. ( https://review.coreboot.org/c/coreboot/+/61368 )

Change subject: psp_verstage: add new svc for cezanne
......................................................................

Patch Set 1:

(2 comments)

File src/vendorcode/amd/fsp/cezanne/include/bl_uapp/bl_syscall_public.h:

https://review.coreboot.org/c/coreboot/+/61368/comment/dea37eee_a745315d 
PS1, Line 53: #define SVC_SET_PLATFORM_BOOT_MODE          0x6C
> nit: Why is 0x6B skipped?

0x6B was allocated for svc_set_fw_hash_table (CB:60289). It'll be dropped off cezanne but it'd be better to skip anyway.

https://review.coreboot.org/c/coreboot/+/61368/comment/c9909725_2bb12129 
PS1, Line 144:     CHROME_BOOK_BOOT_MODE_TYPE_MAX_LIMIT     = 0x4, // used for boundary check
> nit: I think CROS is more commonly used than CHROME_BOOK

These types and enums come from header file in the PSP release. I think we should minimize difference to avoid confusion.