[coreboot-gerrit] Change in coreboot[master]: WIP src/lib: Added CBMEM tag id to parse ddr information WIP

[Ravi kumar (Code Review)]

Ravi kumar has uploaded this change for review. ( https://review.coreboot.org/c/coreboot/+/59194 )

Change subject: WIP src/lib: Added CBMEM tag id to parse ddr information WIP
......................................................................

WIP src/lib: Added CBMEM tag id to parse ddr information WIP

Signed-off-by: Ravi Kumar Bokka 
Change-Id: I594bd9266a6379e3a85de507eaf4c56619b17a6f
---
M src/commonlib/include/commonlib/cbmem_id.h
M src/commonlib/include/commonlib/coreboot_tables.h
M src/lib/coreboot_table.c
3 files changed, 5 insertions(+), 1 deletion(-)

git pull ssh://review.coreboot.org:29418/coreboot refs/changes/94/59194/1

diff --git a/src/commonlib/include/commonlib/cbmem_id.h b/src/commonlib/include/commonlib/cbmem_id.h
index a9cf7bd..92871f1 100644
--- a/src/commonlib/include/commonlib/cbmem_id.h
+++ b/src/commonlib/include/commonlib/cbmem_id.h
@@ -79,6 +79,7 @@
 #define CBMEM_ID_FSP_LOGO	0x4c4f474f
 #define CBMEM_ID_SMM_COMBUFFER	0x53534d32
 #define CBMEM_ID_TYPE_C_INFO	0x54595045
+#define CBMEM_ID_MEM_CHIP_INFO  0x10

#define CBMEM_ID_TO_NAME_TABLE				 \
    { CBMEM_ID_ACPI,		"ACPI       " }, \
@@ -147,5 +148,6 @@
    { CBMEM_ID_FMAP,		"FMAP       "}, \
    { CBMEM_ID_CBFS_RO_MCACHE,	"RO MCACHE  "}, \
    { CBMEM_ID_CBFS_RW_MCACHE,	"RW MCACHE  "}, \
-	{ CBMEM_ID_TYPE_C_INFO,		"TYPE_C INFO"}
+	{ CBMEM_ID_TYPE_C_INFO,		"TYPE_C INFO"}, \
+	{ CBMEM_ID_MEM_CHIP_INFO,       "MEM CHIP INFO "}
 #endif /* _CBMEM_ID_H_ */
diff --git a/src/commonlib/include/commonlib/coreboot_tables.h b/src/commonlib/include/commonlib/coreboot_tables.h
index 91da8e0..c47b2f6 100644
--- a/src/commonlib/include/commonlib/coreboot_tables.h
+++ b/src/commonlib/include/commonlib/coreboot_tables.h
@@ -91,6 +91,7 @@
    LB_TAG_OPTION_ENUM		= 0x00ca,
    LB_TAG_OPTION_DEFAULTS		= 0x00cb,
    LB_TAG_OPTION_CHECKSUM		= 0x00cc,
+	LB_TAG_MEM_CHIP_INFO            = 0x00ce,  /* memchip info */
 };

/* Since coreboot is usually compiled 32bit, gcc will align 64bit
diff --git a/src/lib/coreboot_table.c b/src/lib/coreboot_table.c
index d0cba80..ccb2320 100644
--- a/src/lib/coreboot_table.c
+++ b/src/lib/coreboot_table.c
@@ -253,6 +253,7 @@
    	{CBMEM_ID_FMAP, LB_TAG_FMAP},
    	{CBMEM_ID_VBOOT_WORKBUF, LB_TAG_VBOOT_WORKBUF},
    	{CBMEM_ID_TYPE_C_INFO, LB_TAG_TYPE_C_INFO},
+		{CBMEM_ID_MEM_CHIP_INFO, LB_TAG_MEM_CHIP_INFO}
    };
    int i;