[coreboot-gerrit] Change in coreboot[master]: drivers/genesyslogic/gl9763e: Add set L1 entry delay to Max for GL9763E

[Ben Chuang (Code Review)]

Attention is currently required from: Ben Chuang, Kevin Chang.
Hello build bot (Jenkins), Peichao Wang,

I'd like you to reexamine a change. Please visit

https://review.coreboot.org/c/coreboot/+/62917

to look at the new patch set (#3).

Change subject: drivers/genesyslogic/gl9763e: Add set L1 entry delay to Max for GL9763E
......................................................................

drivers/genesyslogic/gl9763e: Add set L1 entry delay to Max for GL9763E

Add an option to set L1 entry delay to Max for GL9763E. The L1 entry
delay will be changed to expected value by sdhci-pci-gli driver in
Linux v5.14.

BUG=b:220079865
TEST=build and verify the value of GL9763E's 0x8A4[28:19] register is
0x3FF.

Change-Id: I19d4dfb7b873d09ff30ad4d2d63b876047c21601
Signed-off-by: Ben Chuang 
---
M src/drivers/genesyslogic/gl9763e/Kconfig
M src/drivers/genesyslogic/gl9763e/gl9763e.c
M src/drivers/genesyslogic/gl9763e/gl9763e.h
3 files changed, 14 insertions(+), 1 deletion(-)

git pull ssh://review.coreboot.org:29418/coreboot refs/changes/17/62917/3