Attention is currently required from: Jérémy Compostella, yuchi.chen@intel.com.
Felix Held has posted comments on this change by yuchi.chen@intel.com. ( https://review.coreboot.org/c/coreboot/+/83319?usp=email )
The change is no longer submittable: All-Comments-Resolved is unsatisfied now.
Change subject: include/device/pci_def.h: Add PCIe SRIOV definitions
......................................................................
Patch Set 15:
(1 comment)
File src/include/device/pci_def.h:
https://review.coreboot.org/c/coreboot/+/83319/comment/44a68b3b_36f4cdc1?usp... :
PS15, Line 587: #define PCIE_EXT_CAP_SRIOV_TOTAL_VFS 0x0e
in the other definitions in this file, the value is tab-aligned; would be good to do that here too
--
To view, visit
https://review.coreboot.org/c/coreboot/+/83319?usp=email
To unsubscribe, or for help writing mail filters, visit
https://review.coreboot.org/settings?usp=email
Gerrit-MessageType: comment
Gerrit-Project: coreboot
Gerrit-Branch: main
Gerrit-Change-Id: Ic4bf76b0e3b20e3d04e8264c6530ab4abb95a013
Gerrit-Change-Number: 83319
Gerrit-PatchSet: 15
Gerrit-Owner: yuchi.chen@intel.com
Gerrit-Reviewer: Jérémy Compostella
jeremy.compostella@intel.com
Gerrit-Reviewer: Shuo Liu
shuo.liu@intel.com
Gerrit-Reviewer: build bot (Jenkins)
no-reply@coreboot.org
Gerrit-CC: Felix Held
felix-coreboot@felixheld.de
Gerrit-CC: Vasiliy Khoruzhick
vasilykh@arista.com
Gerrit-Attention: yuchi.chen@intel.com
Gerrit-Attention: Jérémy Compostella
jeremy.compostella@intel.com
Gerrit-Comment-Date: Mon, 02 Sep 2024 09:08:41 +0000
Gerrit-HasComments: Yes
Gerrit-Has-Labels: No