[coreboot-gerrit] Change in coreboot[master]: soc/intel/tigerlake: Disable CPU PCIE in FSP

[Caveh Jalali (Code Review)]

Caveh Jalali has posted comments on this change. ( https://review.coreboot.org/c/coreboot/+/42557 )

Change subject: soc/intel/tigerlake: Disable CPU PCIE in FSP
......................................................................

Patch Set 3:

(1 comment)

https://review.coreboot.org/c/coreboot/+/42557/3//COMMIT_MSG 
Commit Message:

https://review.coreboot.org/c/coreboot/+/42557/3//COMMIT_MSG@9 
PS3, Line 9: iIn
In?