[coreboot-gerrit] Change in coreboot[master]: arch/riscv: Align trap_entry to 4 bytes, as required by spec