[coreboot-gerrit] [XL] Change in coreboot[main]: soc/intel/ptl: Do initial Panther Lake SoC commit till ramstage

[Cliff Huang (Code Review)]

Attention is currently required from: Kapil Porwal, Pranava Y N, Saurabh Mishra.

Cliff Huang has posted comments on this change by Saurabh Mishra. ( https://review.coreboot.org/c/coreboot/+/84332?usp=email )

Change subject: soc/intel/ptl: Do initial Panther Lake SoC commit till ramstage
......................................................................

Patch Set 10:

(1 comment)

File src/soc/intel/pantherlake/chip.c:

https://review.coreboot.org/c/coreboot/+/84332/comment/3c33ac87_c2600b57?usp... :
PS10, Line 21: #include <soc/p2sb.h>
> need include soc/itss.h. Please see https://review.coreboot. […]

sorry. current change is correct.