[coreboot-gerrit] New patch to review for coreboot: 069f443 i82801ix: Make RP04 optionally hotpluggable.

[Vladimir Serbinenko]

Vladimir Serbinenko ([e-mail]) just uploaded a new patch set to gerrit, which you can find at http://review.coreboot.org/6627

-gerrit

commit 069f4434d5413f03b8cdd5afbc6cfafe9b0b6a00
Author: Vladimir Serbinenko 
Date:   Tue Aug 12 21:40:32 2014 +0200

i82801ix: Make RP04 optionally hotpluggable.

Change-Id: I34a1ae4bff22db6ee55fa511de39bdfd5dd92c7e
    Signed-off-by: Vladimir Serbinenko 
---
 src/southbridge/intel/i82801ix/acpi/pcie.asl      | 23 +++++++++++----
 src/southbridge/intel/i82801ix/acpi/pcie_port.asl | 36 +++++++++++++++++++++++
 2 files changed, 53 insertions(+), 6 deletions(-)

diff --git a/src/southbridge/intel/i82801ix/acpi/pcie.asl b/src/southbridge/intel/i82801ix/acpi/pcie.asl
index 89d2485..f02ad02 100644
--- a/src/southbridge/intel/i82801ix/acpi/pcie.asl
+++ b/src/southbridge/intel/i82801ix/acpi/pcie.asl
@@ -26,7 +26,7 @@
 Device (RP01)
 {
    NAME(_ADR, 0x001c0000) // FIXME: Have a macro for PCI Devices -> ACPI notation?
-	//#include "pcie_port.asl"
+#include "pcie_port.asl"
    Method(_PRT)
    {
    	If (PICM) {
@@ -52,7 +52,7 @@ Device (RP01)
 Device (RP02)
 {
    NAME(_ADR, 0x001c0001) // FIXME: Have a macro for PCI Devices -> ACPI notation?
-	//#include "pcie_port.asl"
+#include "pcie_port.asl"
    Method(_PRT)
    {
    	If (PICM) {
@@ -79,7 +79,7 @@ Device (RP02)
 Device (RP03)
 {
    NAME(_ADR, 0x001c0002) // FIXME: Have a macro for PCI Devices -> ACPI notation?
-	//#include "pcie_port.asl"
+#include "pcie_port.asl"
    Method(_PRT)
    {
    	If (PICM) {
@@ -106,7 +106,7 @@ Device (RP03)
 Device (RP04)
 {
    NAME(_ADR, 0x001c0003) // FIXME: Have a macro for PCI Devices -> ACPI notation?
-	//#include "pcie_port.asl"
+#include "pcie_port.asl"
    Method(_PRT)
    {
    	If (PICM) {
@@ -127,13 +127,24 @@ Device (RP04)
    	}

}
+
+#ifdef RP04_IS_EXPRESSCARD
+	Device (SLOT)
+	{
+		Name (_ADR, 0x00)
+		Method (_RMV, 0, NotSerialized)
+		{
+			Return (0x01)
+		}
+	}
+#endif
 }

Device (RP05)
 {
    NAME(_ADR, 0x001c0004) // FIXME: Have a macro for PCI Devices -> ACPI notation?
-	//#include "pcie_port.asl"
+#include "pcie_port.asl"
    Method(_PRT)
    {
    	If (PICM) {
@@ -160,7 +171,7 @@ Device (RP05)
 Device (RP06)
 {
    NAME(_ADR, 0x001c0005) // FIXME: Have a macro for PCI Devices -> ACPI notation?
-	//#include "pcie_port.asl"
+#include "pcie_port.asl"
    Method(_PRT)
    {
    	If (PICM) {
diff --git a/src/southbridge/intel/i82801ix/acpi/pcie_port.asl b/src/southbridge/intel/i82801ix/acpi/pcie_port.asl
new file mode 100644
index 0000000..7c50bd6
--- /dev/null
+++ b/src/southbridge/intel/i82801ix/acpi/pcie_port.asl
@@ -0,0 +1,36 @@
+/*
+ * This file is part of the coreboot project.
+ *
+ * Copyright (C) 2012 The Chromium OS Authors.  All Rights Reserved.
+ *
+ * This program is free software; you can redistribute it and/or
+ * modify it under the terms of the GNU General Public License as
+ * published by the Free Software Foundation; version 2 of
+ * the License.
+ *
+ * This program is distributed in the hope that it will be useful,
+ * but WITHOUT ANY WARRANTY; without even the implied warranty of
+ * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
+ * GNU General Public License for more details.
+ *
+ * You should have received a copy of the GNU General Public License
+ * along with this program; if not, write to the Free Software
+ * Foundation, Inc., 51 Franklin St, Fifth Floor, Boston,
+ * MA 02110-1301 USA
+ */
+
+/* Included in each PCIe Root Port device */
+
+OperationRegion (RPCS, PCI_Config, 0x00, 0xFF)
+Field (RPCS, AnyAcc, NoLock, Preserve)
+{
+	Offset (0x4c),	// Link Capabilities
+	, 24,
+	RPPN, 8,	// Root Port Number
+	Offset (0x5A),
+	, 3,
+	PDC, 1,
+	Offset (0xDF),
+	, 6,
+	HPCS, 1,
+}