EricR Lai has posted comments on this change. ( https://review.coreboot.org/c/coreboot/+/40645 )
Change subject: soc/intel/common/block/smbus: Enable SPD_READ_BY_WORD
......................................................................
Patch Set 2:
SODIMM is switchable, I think detect is needed. For the Memorydown, MRC will skip training if we have MRC cache in there already.
--
To view, visit
https://review.coreboot.org/c/coreboot/+/40645
To unsubscribe, or for help writing mail filters, visit
https://review.coreboot.org/settings
Gerrit-Project: coreboot
Gerrit-Branch: master
Gerrit-Change-Id: Ib68e830c25d95e8498eead155b2fa881b0ae0313
Gerrit-Change-Number: 40645
Gerrit-PatchSet: 2
Gerrit-Owner: EricR Lai
ericr_lai@compal.corp-partner.google.com
Gerrit-Reviewer: Duncan Laurie
dlaurie@chromium.org
Gerrit-Reviewer: Furquan Shaikh
furquan@google.com
Gerrit-Reviewer: Patrick Rudolph
siro@das-labor.org
Gerrit-Reviewer: Tim Wawrzynczak
twawrzynczak@chromium.org
Gerrit-Reviewer: build bot (Jenkins)
no-reply@coreboot.org
Gerrit-CC: Angel Pons
th3fanbus@gmail.com
Gerrit-CC: Kyösti Mälkki
kyosti.malkki@gmail.com
Gerrit-CC: Paul Menzel
paulepanter@users.sourceforge.net
Gerrit-Comment-Date: Fri, 24 Apr 2020 12:55:33 +0000
Gerrit-HasComments: No
Gerrit-Has-Labels: No
Gerrit-MessageType: comment