[coreboot-gerrit] [S] Change in coreboot[master]: soc/intel/cmn/block/cse: Clear interrupt status after HECI-1 is received