[coreboot-gerrit] Change in coreboot[master]: soc/amd/cezanne: Correct S0i3 verstage softfuse bit