[coreboot-gerrit] [L] Change in coreboot[master]: mb/intel/dg45id: make port viable