Karthik Ramasubramanian has posted comments on this change. ( https://review.coreboot.org/c/coreboot/+/42453 )
Change subject: soc/intel/jasperlake: Add the SkipCpuReplacementCheck configuration
......................................................................
Patch Set 4:
(1 comment)
https://review.coreboot.org/c/coreboot/+/42453/4/src/soc/intel/jasperlake/ch...
File src/soc/intel/jasperlake/chip.h:
https://review.coreboot.org/c/coreboot/+/42453/4/src/soc/intel/jasperlake/ch...
PS4, Line 293: uint8_t SkipCpuReplacementCheck;
No, this isn't possible. […]
Thank you Angel Pons for sharing the bigger picture and educating me.
Looking at CML FSP, it seems there is no UPD to skip the CPU Replacement Check. Probably that is the reason it is not set in that platform. But the question still remains as to why this UPD needs to be set if the SoC is soldered down.
--
To view, visit
https://review.coreboot.org/c/coreboot/+/42453
To unsubscribe, or for help writing mail filters, visit
https://review.coreboot.org/settings
Gerrit-Project: coreboot
Gerrit-Branch: master
Gerrit-Change-Id: I63fcdab3686322406cf7c24fc26cbb535cc58c8d
Gerrit-Change-Number: 42453
Gerrit-PatchSet: 4
Gerrit-Owner: V Sowmya
v.sowmya@intel.com
Gerrit-Reviewer: Furquan Shaikh
furquan@google.com
Gerrit-Reviewer: Karthik Ramasubramanian
kramasub@google.com
Gerrit-Reviewer: Krishna P Bhat D
krishna.p.bhat.d@intel.com
Gerrit-Reviewer: Patrick Rudolph
siro@das-labor.org
Gerrit-Reviewer: Rizwan Qureshi
rizwan.qureshi@intel.com
Gerrit-Reviewer: build bot (Jenkins)
no-reply@coreboot.org
Gerrit-CC: Angel Pons
th3fanbus@gmail.com
Gerrit-CC: Sridhar Siricilla
sridhar.siricilla@intel.com
Gerrit-Comment-Date: Thu, 16 Jul 2020 05:05:18 +0000
Gerrit-HasComments: Yes
Gerrit-Has-Labels: No
Comment-In-Reply-To: Angel Pons
th3fanbus@gmail.com
Comment-In-Reply-To: Karthik Ramasubramanian
kramasub@google.com
Gerrit-MessageType: comment