[coreboot-gerrit] Change in coreboot[master]: soc/intel/common/block/pmc: Add PMC API for low power programming

[Subrata Banik (Code Review)]

Subrata Banik has uploaded this change for review. ( https://review.coreboot.org/c/coreboot/+/45794 )

Change subject: soc/intel/common/block/pmc: Add PMC API for low power programming
......................................................................

soc/intel/common/block/pmc: Add PMC API for low power programming

List of changes:
1. Create Kconfig to select pmc low power program by SoC
2. Add API to make ACPI timer disable
3. Add API to ignore XTAL shutdown for SLP_S0# assertion

Change-Id: I017ddc772f02ccba889d316319ab3d5626b80ba5
Signed-off-by: Subrata Banik 
---
M src/soc/intel/common/block/include/intelblocks/pmclib.h
M src/soc/intel/common/block/pmc/Kconfig
M src/soc/intel/common/block/pmc/pmclib.c
3 files changed, 29 insertions(+), 0 deletions(-)

git pull ssh://review.coreboot.org:29418/coreboot refs/changes/94/45794/1

diff --git a/src/soc/intel/common/block/include/intelblocks/pmclib.h b/src/soc/intel/common/block/include/intelblocks/pmclib.h
index a339fb1..fa063f2 100644
--- a/src/soc/intel/common/block/include/intelblocks/pmclib.h
+++ b/src/soc/intel/common/block/include/intelblocks/pmclib.h
@@ -229,4 +229,10 @@
 uint8_t get_pm_pwr_cyc_dur(uint8_t slp_s4_min_assert, uint8_t slp_s3_min_assert,
    				uint8_t slp_a_min_assert, uint8_t pm_pwr_cyc_dur);

+/* Disabling ACPI PM timer to ensure switches off TCO and necessary of XTAL OSC shutdown */
+void pmc_disable_acpi_timer(void);
+
+/* Disable XTAL shutdown qualification for low power idle. */
+void pmc_ignore_xtal_shutdown(void);
+
 #endif /* SOC_INTEL_COMMON_BLOCK_PMCLIB_H */
diff --git a/src/soc/intel/common/block/pmc/Kconfig b/src/soc/intel/common/block/pmc/Kconfig
index 3aa0da8..ce41b23 100644
--- a/src/soc/intel/common/block/pmc/Kconfig
+++ b/src/soc/intel/common/block/pmc/Kconfig
@@ -29,3 +29,9 @@
      and lock register is located under PMC BASE at offset ETR.
      Note that the reset register is still at 0xCF9 this only
      controls the enable and lock feature.
+
+config PMC_LOW_POWER_MODE_PROGRAM
+	bool
+	help
+	  Enable this for PMC devices to perform registers programming
+	  to ensure low power in active idle scenario.
diff --git a/src/soc/intel/common/block/pmc/pmclib.c b/src/soc/intel/common/block/pmc/pmclib.c
index ad9c4fe..6e9a1f2 100644
--- a/src/soc/intel/common/block/pmc/pmclib.c
+++ b/src/soc/intel/common/block/pmc/pmclib.c
@@ -700,3 +700,20 @@

return PCH_PM_PWR_CYC_DUR;
 }
+
+#if CONFIG(PMC_LOW_POWER_MODE_PROGRAM)
+void pmc_disable_acpi_timer(void)
+{
+	uint8_t *pmcbase = pmc_mmio_regs();
+
+	write8(pmcbase + PCH_PWRM_ACPI_TMR_CTL,
+			read8(pmcbase + PCH_PWRM_ACPI_TMR_CTL) | (1 << 1));
+}
+
+void pmc_ignore_xtal_shutdown(void)
+{
+	uint8_t *pmcbase = pmc_mmio_regs();
+
+	write32(pmcbase + CPPMVRIC, read32(pmcbase + CPPMVRIC) | XTALSDQDIS);
+}
+#endif // PMC_LOW_POWER_MODE_PROGRAM