Change in flashrom[master]: ichspi.c: Check SPI Cycle In-Progress prior start HW Seq

[Subrata Banik (Code Review)]

Attention is currently required from: Patrick Georgi, Stefan Reinauer, Angel Pons, Sridhar Siricilla, Alex Levin, YH Lin, Nico Huber, Martin Roth, Caveh Jalali, David Hendricks, Tim Wawrzynczak, Nick Vaccaro, Boris Mittelberg.
Subrata Banik has posted comments on this change. ( https://review.coreboot.org/c/flashrom/+/61854 )

Change subject: ichspi.c: Check SPI Cycle In-Progress prior start HW Seq
......................................................................

Patch Set 14:

(1 comment)

Commit Message:

https://review.coreboot.org/c/flashrom/+/61854/comment/7c173d79_ee3aa327 
PS7, Line 25: TEST=Concurrent flashrom access is not throwing timeout.
> Eve was tested which is the Kabylake-Y uarch, navigating the Intel marketing matrix here but that comes out as a 100 series pch to me so more or less ich9 in older terminology. I think that is the oldest we are able to locally test.
>
> Seems resolved AFAIK. Although do reach out on the IRC channel Subrata if at all possible just in case someone happens to have something extremely old available.
>
> I will ping damo22 out of band who happens to have some very old Intel stuff.

Thanks Edward, I will also check over IRC if someone can help. Please do let me know if you could manage to get some volunteer for additional checking.