[flashrom-gerrit] Change in flashrom[staging]: fixup! chipset_enable: Add support for Intel Skylake

[Nico Huber (Code Review)]

Nico Huber has uploaded a new change for review. ( https://review.coreboot.org/18956 )

Change subject: fixup! chipset_enable: Add support for Intel Skylake
......................................................................

fixup! chipset_enable: Add support for Intel Skylake

Change-Id: Ie2f6944c2556641420cf343cc7aad4023299c677
Signed-off-by: Nico Huber 
---
M chipset_enable.c
1 file changed, 2 insertions(+), 2 deletions(-)

git pull ssh://review.coreboot.org:29418/flashrom refs/changes/56/18956/1

diff --git a/chipset_enable.c b/chipset_enable.c
index 7bd651d..a0199d9 100644
--- a/chipset_enable.c
+++ b/chipset_enable.c
@@ -859,8 +859,8 @@
    if (ret_bc == ERROR_FATAL)
    	goto _freepci_ret;

-	const uint32_t phys_spibar = pci_read_long(spi_dev, 0x10) & 0xfffff000;
-	void *const spibar = rphysmap("SPIBAR", phys_spibar, 0x4000);
+	const uint32_t phys_spibar = pci_read_long(spi_dev, PCI_BASE_ADDRESS_0) & 0xfffff000;
+	void *const spibar = rphysmap("SPIBAR", phys_spibar, 0x1000);
    if (spibar == ERROR_PTR)
    	goto _freepci_ret;
    msg_pdbg("SPIBAR = 0x%0*" PRIxPTR " (phys = 0x%08x)\n", PRIxPTR_WIDTH, (uintptr_t)spibar, phys_spibar);