Attention is currently required from: Anastasia Klimchuk.
Edward O'Callaghan has posted comments on this change. ( https://review.coreboot.org/c/flashrom/+/47655 )
Change subject: it85spi.c: Refactor singleton states into reentrant pattern
......................................................................
Patch Set 11:
(1 comment)
File it85spi.c:
https://review.coreboot.org/c/flashrom/+/47655/comment/46ae3219_9922316a
PS11, Line 59: /* IT8502 supports two access modes:
: * LPC_MEMORY: through the memory window in 0xFFFFFxxx (follow mode)
: * LPC_IO: through I/O port (so called indirect memory)
: */
: #undef LPC_MEMORY
: #define LPC_IO
this would need to be moved above the initial guard, the slightly better fix is that the Makefile pass `-DLPC_MEMORY` or `-DLPC_IO` to compile the file with the correct configuration. It's all a bit awful.
--
To view, visit
https://review.coreboot.org/c/flashrom/+/47655
To unsubscribe, or for help writing mail filters, visit
https://review.coreboot.org/settings
Gerrit-Project: flashrom
Gerrit-Branch: master
Gerrit-Change-Id: I389d34d62e753c012910aa5ff24a496b24a4753c
Gerrit-Change-Number: 47655
Gerrit-PatchSet: 11
Gerrit-Owner: Anastasia Klimchuk
aklm@chromium.org
Gerrit-Reviewer: Angel Pons
th3fanbus@gmail.com
Gerrit-Reviewer: Daniel Kurtz
djkurtz@google.com
Gerrit-Reviewer: Edward O'Callaghan
quasisec@chromium.org
Gerrit-Reviewer: Eizan Miyamoto
eizan@chromium.org
Gerrit-Reviewer: build bot (Jenkins)
no-reply@coreboot.org
Gerrit-CC: Paul Menzel
paulepanter@users.sourceforge.net
Gerrit-Attention: Anastasia Klimchuk
aklm@chromium.org
Gerrit-Comment-Date: Wed, 13 Jan 2021 00:23:22 +0000
Gerrit-HasComments: Yes
Gerrit-Has-Labels: No
Gerrit-MessageType: comment