flashrom

flashrom@flashrom.org

5 participants
9153 discussions

Flash Report
by Wei Cheng 27 Jul '24

27 Jul '24

weicheng@weicheng-Z3-Air-Series-GM5TGEO:~$ sudo flashrom -p raiden_debug_spi:target=AP -w stock-firmware-CROTA-20240723.rom --ifd -i bios flashrom unknown on Linux 6.8.0-39-generic (x86_64) flashrom is free software, get the source code at https://flashrom.org Using clock_gettime for delay loops (clk_id: 1, resolution: 1ns). Raiden target: 2 Raiden: Unexpected packet id = 1 Raiden: Read response failed protocol = 2 write count = 1 read count = 3 received bytes = 0 write attempt = 1 read attempt = 1 status = 0x11001 Raiden: Unexpected packet id = 1 Raiden: Read response failed protocol = 2 write count = 1 read count = 3 received bytes = 0 write attempt = 1 read attempt = 2 status = 0x11001 Raiden: Unexpected packet id = 1 Raiden: Read response failed protocol = 2 write count = 1 read count = 3 received bytes = 0 write attempt = 1 read attempt = 3 status = 0x11001 Raiden: Unexpected start packet id = 5 Raiden: Read response failed protocol = 2 write count = 1 read count = 4 received bytes = 3 write attempt = 1 read attempt = 1 status = 0x11001 Raiden: Unexpected start packet id = 5 Raiden: Read response failed protocol = 2 write count = 1 read count = 4 received bytes = 3 write attempt = 1 read attempt = 2 status = 0x11001 Raiden: Receive packet overflowed bytes_in_buffer = 4 max_read_length = 2 receive_index = 2 receive_size = 0 Raiden: Read response failed protocol = 2 write count = 1 read count = 2 received bytes = 0 write attempt = 1 read attempt = 1 status = 0x11003 Raiden: Receive packet overflowed bytes_in_buffer = 4 max_read_length = 2 receive_index = 2 receive_size = 0 Raiden: Read response failed protocol = 2 write count = 1 read count = 2 received bytes = 0 write attempt = 1 read attempt = 2 status = 0x11003 Raiden: Unexpected start packet id = 5 Raiden: Read response failed protocol = 2 write count = 1 read count = 3 received bytes = 2 write attempt = 1 read attempt = 1 status = 0x11001 Raiden: Receive packet overflowed bytes_in_buffer = 3 max_read_length = 2 receive_index = 2 receive_size = 0 Raiden: Read response failed protocol = 2 write count = 4 read count = 2 received bytes = 0 write attempt = 1 read attempt = 1 status = 0x11003 Raiden: Unexpected start packet id = 5 Raiden: Read response failed protocol = 2 write count = 1 read count = 3 received bytes = 2 write attempt = 1 read attempt = 1 status = 0x11001 Found Winbond flash chip "W25Q256JV_M" (32768 kB, SPI) on raiden_debug_spi. === This flash part has status UNTESTED for operations: WP The test status of this chip may have been updated in the latest development version of flashrom. If you are running the latest development version, please email a report to flashrom(a)flashrom.org if any of the above operations work correctly for you with this flash chip. Please include the flashrom log file for all operations you tested (see the man page for details), and mention which mainboard or programmer you tested in the subject line. Thanks for your help! Reading ich descriptor... done. Peculiar flash descriptor, assuming 100 series compatibility. The flash descriptor looks like a Skylake/Sunrise Point descriptor. However, the read frequency isn't set to 17MHz (the only valid value). Please report this message, the output of `ich_descriptors_tool` for your descriptor and the output of `lspci -nn` to flashrom(a)flashrom.org Using region: "bios". Reading old flash chip contents... done. Erasing and writing flash chip... FAILED at 0x01c04000! Expected=0xff, Found=0x00, failed byte count from 0x01c04000-0x01c04fff: 0x1000 ERASE FAILED! Reading current flash chip contents... done. Looking for another erase function. FAILED at 0x0051c000! Expected=0xff, Found=0x00, failed byte count from 0x0051c000-0x0051cfff: 0x1000 ERASE FAILED! Reading current flash chip contents... done. Looking for another erase function. FAILED at 0x00510000! Expected=0xff, Found=0x00, failed byte count from 0x00510000-0x00517fff: 0x7788 ERASE FAILED! Reading current flash chip contents... done. Looking for another erase function. FAILED at 0x00510000! Expected=0xff, Found=0x00, failed byte count from 0x00510000-0x0051ffff: 0xa758 ERASE FAILED! Reading current flash chip contents... done. Looking for another erase function. FAILED at 0x00520000! Expected=0xff, Found=0x00, failed byte count from 0x00520000-0x0052ffff: 0x9f60 ERASE FAILED! Reading current flash chip contents... done. Looking for another erase function. Erase/write done. Verifying flash... FAILED at 0x00000110! Expected=0x1f, Found=0x0f, failed byte count from 0x00000000-0x01ffffff: 0x9f5a8d Your flash chip is in an unknown state. Please report this to the mailing list at flashrom(a)flashrom.org or on IRC (see https://www.flashrom.org/Contact for details), thanks!

1 0

Flashroom Info - Attempt to read ROM from Asus ROG Zenith II Extreme
by ujqpwyztbiswjvwv 25 Jul '24

25 Jul '24

Hi Flashrom Developers, I’m curiious about the BIOS on my motherboard, and am hoping to snoop around to figure out if it’s possible to replace with correboot. My motherboard is a Asus ROG Zenith II Extreme, which has an AMD TRX40 Chipset. I’m guessing I need to use a hardware programmer. Are there any that you reccomend? I’ve looked through https://flashrom.org/supported_hw/supported_prog/index.html and https://github.com/flashrom/flashrom/blob/main/programmer_table.c I have a J-Link right now, so that may be the easiest route for me. I attempted to use flashrom and it failed. Per the instructions, here is the output: flashrom unknown on Linux 6.1.0-21-amd64 (x86_64) flashrom is free software, get the source code at https://flashrom.org Using clock_gettime for delay loops (clk_id: 1, resolution: 1ns). Found chipset "AMD FP4". Enabling flash write... FCH device found but SMBus revision 0x61 does not match known values. Please report this to flashrom(a)flashrom.org and include this log and the output of lspci -nnvx, thanks!. Could not determine chipset generation.PROBLEMS, continuing anyway No EEPROM/flash device found. Note: flashrom can never write if the flash chip isn't found automatically. Thanks, Isaac

1 0

flashrom release v1.4.0 is out
by Anastasia Klimchuk 25 Jul '24

25 Jul '24

Good day everyone, flashrom release v1.4.0 is out! Tarball: https://download.flashrom.org/releases/flashrom-1.4.0.tar.xz Signature: https://download.flashrom.org/releases/flashrom-1.4.0.tar.xz.asc Fingerprint: 6E6E F9A0 BA47 8006 E277 6E4C C037 BB41 3134 D111 Checkout from git repository: by the tag v1.4.0 on the main branch. Release notes published: https://flashrom.org/release_notes/v_1_4.html Since the previous v1.3.0 we got 438 commits from 73 authors. Thank you all so much! Many thanks to all our amazing contributors, reviewers, developers, maintainers, and everyone who supports flashrom in any way <3 All the patches that have been ready and waiting, will be submitted very soon. We return back to the normal development process. -- Anastasia.

1 0

FAILED: <Lantis>
by Abhinav Thulung 24 Jul '24

24 Jul '24

Hello flashrom, I was trying to disable WP with you software and decided to type “flashrom —erase” It now says: “Transaction error between offset 0x00bca000 and 0x00bca000 (= 0x00bca000 + 0)! ERASE_FALIED FAILED! Your flash chip is in an unknown state.” It then shows some ways to seek help, the it says: “DO NOT REBOOT OR POWEROFF! FAILED” What should I do? I can’t leave this like that forever. Please respond, I know you guys are busy people, but I would be forever grateful if you help me. Thanks. P.S: I have no ch341a USB or soldering items on me, I have no idea what I’m doing.

1 0

HELPPPP
by Anonymous 23 Jul '24

23 Jul '24

hello people, i want to restore my chromebook to its original state after installing windows. i booted it into a live ubuntu usb and i connected it into the internet, i installed curl and then i ran this command: cd ~; curl -L -O https://coolstar.org/chromebook/setup... && sudo bash setup-firmware.sh it gave me an error cuz they removed the file so i downloaded an archived one using the wayback machine. then i did sudo bash setup-firmware.sh and it gave me this error: Getting device/system info... Unable to read current firmware; cannot continue. Either add 'iomem=relaxed' to your kernel parameters, or trying running from a Live USB with a more permissive kernel (eg, Ubuntu). See https://www.flashrom.org/FAQ for more info

1 0

Could not read internal BIOS/UEFI FW chip on ASRock B450M Pro4 R2.0
by Jacob G 22 Jul '24

22 Jul '24

Hello - I was told to email by flashrom :) I tried to read the BIOS chip in my ASRock B450M Pro4 R2.0, with UEFI firmware version 10.20 (recently released - less than a month old) with flashrom and it failed: [nix-shell:~]$ sudo flashrom -p internal -r asrock-b450mpro4-efifw.rom [sudo] password for jrg: flashrom v1.3.0 on Linux 6.6.39 (x86_64) flashrom is free software, get the source code at https://flashrom.org Using clock_gettime for delay loops (clk_id: 1, resolution: 1ns). Found chipset "AMD FP4". Enabling flash write... FCH device found but SMBus revision 0x51 does not match known values. Please report this to flashrom(a)flashrom.org and include this log and the output of lspci -nnvx, thanks!. Could not determine chipset generation.PROBLEMS, continuing anyway No EEPROM/flash device found. Note: flashrom can never write if the flash chip isn't found automatically. Here is your requested information. The output of lspci -nnvx is in the attached .log file.

1 0

release v1.4.0 plan and timeline
by Anastasia Klimchuk 11 Jul '24

11 Jul '24

Good day everyone, We are preparing to do v1.4.0 release and below is the plan and timeline. TLDR: The release will be from the main branch. Testing and bug fixing window is from 28 June to 26 July, any help is highly appreciated! https://flashrom.org/how_to_support_flashrom.html#building-and-testing Known issue: https://ticket.coreboot.org/issues/370 More details: #1 In two weeks, on 28 June, we update the VERSION file to 1.4.0-rc1 and put a tag v1.4.0-rc1 (which means the first release candidate). From that moment, we open a 4-weeks window for testing and bugfixing. That is from 28 June to 26 July. During this window, bug fixes will be reviewed and submitted, but things like new features/refactorings etc will need to wait until 26 July. Just to be clear, any patch with new feature can be pushed and reviewed, it just won't be submitted until 26 July. Any help is very much appreciated during this time. #2 If needed, we can create v1.4.0-rc2 during the window #3 On 26 July, we update the VERSION file to 1.4.0 and put a tag v1.4.0 Then, there will be an announcement about the release, with the link to full release notes. After all that, VERSION file will be updated to 1.5.0-devel, all the patches that are ready and have been waiting, will be submitted, and everything gets back to normal. If later a point release is needed, it will be branched from v1.4.0 tag. Also, we plan to do another release later this year. So everything that didn't get submitted until 28 June (and by this didn't get into 1.4), can get into 1.5 later this year. Note there is a known issue: https://ticket.coreboot.org/issues/370 -- Anastasia.

1 2

CHIPSET: Intel Kaby Lake U w/ iHDCP2.2 Prem
by Jason Whitaker 09 Jul '24

09 Jul '24

Unsure of board URL, this is an Asus Chromebox for Google Meet: https://www.asus.com/displays-desktops/mini-pcs/chrome-os-devices/asus-goog… Happy to test builds or offer hardware in exchange for help - I have several of these and am using the Mr Chromebox installer on them. Thanks. lspci: 00:00.0 Host bridge: Intel Corporation Device 5914 (rev 08) 00:02.0 VGA compatible controller: Intel Corporation Device 5917 (rev 07) 00:04.0 Signal processing controller: Intel Corporation Device 1903 (rev 08) 00:08.0 System peripheral: Intel Corporation Sky Lake Gaussian Mixture Model 00:14.0 USB controller: Intel Corporation Device 9d2f (rev 21) 00:14.2 Signal processing controller: Intel Corporation Device 9d31 (rev 21) 00:15.0 Signal processing controller: Intel Corporation Device 9d60 (rev 21) 00:15.2 Signal processing controller: Intel Corporation Device 9d62 (rev 21) 00:17.0 SATA controller: Intel Corporation Device 9d03 (rev 21) 00:19.0 Signal processing controller: Intel Corporation Device 9d66 (rev 21) 00:19.1 Signal processing controller: Intel Corporation Device 9d65 (rev 21) 00:1c.0 PCI bridge: Intel Corporation Device 9d12 (rev f1) 00:1c.3 PCI bridge: Intel Corporation Device 9d13 (rev f1) 00:1e.0 Signal processing controller: Intel Corporation Device 9d27 (rev 21) 00:1e.2 Signal processing controller: Intel Corporation Device 9d29 (rev 21) 00:1e.6 SD Host controller: Intel Corporation Device 9d2d (rev 21) 00:1f.0 ISA bridge: Intel Corporation Device 9d4e (rev 21) 00:1f.2 Memory controller: Intel Corporation Device 9d21 (rev 21) 00:1f.3 Multimedia audio controller: Intel Corporation Device 9d71 (rev 21) 00:1f.4 SMBus: Intel Corporation Device 9d23 (rev 21) 00:1f.5 Non-VGA unclassified device: Intel Corporation Device 9d24 (rev 21) 01:00.0 Ethernet controller: Realtek Semiconductor Co., Ltd. RTL8111/8168/8411 PCI Express Gigabit Ethernet Controller (rev 15) 02:00.0 Network controller: Intel Corporation Wireless 7265 (rev 59)

2 1

flashrom dev meeting notes 27.06.2024
by Anastasia Klimchuk 02 Jul '24

02 Jul '24

# 27th June 2024, 6:00-7:00 UTC+0 https://ticket.coreboot.org/issues/542 https://ticket.coreboot.org/issues/543 https://ticket.coreboot.org/issues/545 Attendees: Joursoir, Anastasia ## Agenda * As the time goes, chip vendors are producing newer models, which sometimes re-use model IDs of old versions. Old versions are considered as "end of life", and replaced with newer models with more features. However flashchips.c accumulates everything and with time we get more and more duplicate model IDs. This makes adding new models harder, but also increases the chance users need to manually specify the chip model. Question: How can we avoid old chip models dragging down adding new ones, without completely removing them from the database (some users might still be using end-of-life chips)? * probably wasn't an issue 20 years ago when flashchips.c was designed, but now it is * have a flag "end of life" for chip definition? by default, given multiple definitions of the same model ID, the definition without a flag be selected? * vendors adding new model can mark old one end-of-life, in the same patch * [joursoir] It doesn't bother me. maybe it's not a big problem? but just having a flag "end-of-life" for information might be useful * need to be a good clear name, because flashrom still supports everything! * separate file flashchips_legacy.c for old chips? * bad: moving definitions from one file to another is pita * CONCLUSION: maybe we can add a flag to flashchip struct and no changes to probing logic yet. * ticket: [https://ticket.coreboot.org/issues/542](https://ticket.coreboot.org/issues/… * non-SPI chips are rarely used, and need special treatment in many places in the code. The code for non-SPI (flashchips definitions, parallel programmers, pieces of core logic) hasn't been updated or maintained for many years, So there are no new chips added or new features to the programmers. * maybe we can create a separate repo "flashrom-non-spi" with all the code. it will probably have 1 commit a year, or even less. The rest of code (SPI and PROG) will be simplified, better tested and can add new modern features * it will be too confusing for users, they might not know what they have, SPI or not * two binaries is confusing too * CONCLUSION: this idea is too wild, don't do this * [joursoir] It would be nice to have a pretty table of supported chips (like we had on the old wiki) on our website. Right now, there's flashrom option that prints chips in html format, however we need to rewrite it to rst so sphinx can use it. are there any pitfalls? * we can do 2-step process: one step generates .rst file (logic can be based on print.c), second step is normal build with documentation, and sphinx will generate html file for the website. * we can generate and publish html page with supported devices for the latest release. * developers who are interested what is supported at head, can look into source code or run `flashrom -L` . no need to generate html between releases. * [joursoir] I will do it! * ticket: [https://ticket.coreboot.org/issues/543](https://ticket.coreboot.org/issues/… * How about, we split our large file flashchips.c into smaller files, per manufacturer? * seems like a good idea * smaller files can get different maintainers per file => easier to get attention to your patch for flashchip * less merge conflicts * easier to find chips, easier to maintain * for example, const struct flashchip flashchips[] = { #include "chips/gigadevice.inc" #include "chips/macronix.inc" #include "chips/winbond.inc" } .inc is not valid c file, just a piece of code (slice array) another idea can be array of .c files * ticket: [https://ticket.coreboot.org/issues/545](https://ticket.coreboot.org/issues/… -- Anastasia.

3 5

FCH device found but SMBus revision 0x71 does not match known values
by tihmstar 25 Jun '24

25 Jun '24

Hi i have a QNAP TS-H1677AXU-RP-R7-32G NAS and i'm running a very unsupported config. I installed my own linux on it and somehow managed to enable secureboot, even though the bios doesn't have any settings regarding that. I would like to also enable TPM (from my understanding the installed AMD Ryzen 7 7700 should have fTPM?), but BIOS doesn't have any options about that either. It's weird, because the mainboard even has a dedicated TPM slot for external TPM. On further research i found this article https://ristovski.github.io/posts/inside-insydeh2o/ mentioning flashrom tool for dumping bios. I tried it but no success. It did say to send you an email, so here you go. Maybe you can help me with my journey to dump my bios? If nothing else, maybe the attached log is helpful to you. Cheers tihmstar

1 0

← Newer
1
2
3
4
5
6
7
8
...
916
Older →

Jump to page:

2024

2023

2022

2021

2020

2019

2018

2017

2016

2015

2014

2013

2012

2011

2010

2009

flashrom