flashrom March 2015

flashrom@flashrom.org

41 participants
85 discussions

Re: [flashrom] [coreboot] New flashrom logo - please vote!
by Vadim Bendebury 02 Mar '15

02 Mar '15

On Mon, Mar 2, 2015 at 11:14 AM, Corey Osgood <corey.osgood(a)gmail.com> wrote: > On Mon, Mar 2, 2015 at 12:03 PM, Vadim Bendebury <vbendeb(a)chromium.org> wrote: >> Not that I care much, but I can't help it: this new symbol looks very >> much like the infamous SS Bolts: >> http://www.adl.org/combating-hate/hate-on-display/c/ss-bolts.html#.VPSXeFX3… > > I can see where you're coming from, but IMO it's a bit of a stretch. > > -Corey I am sure there will be more people who would make this mental connection. But as I said, just my 2c, up to you guys. -vb

1 0

Re: [flashrom] [coreboot] New flashrom logo - please vote!
by Corey Osgood 02 Mar '15

02 Mar '15

On Mon, Mar 2, 2015 at 12:03 PM, Vadim Bendebury <vbendeb(a)chromium.org> wrote: > Not that I care much, but I can't help it: this new symbol looks very > much like the infamous SS Bolts: > http://www.adl.org/combating-hate/hate-on-display/c/ss-bolts.html#.VPSXeFX3… I can see where you're coming from, but IMO it's a bit of a stretch. -Corey

1 0

Re: [flashrom] [PATCH RFC] Access PCI BARs through sysfs
by Stefan Tauner 02 Mar '15

02 Mar '15

On Thu, 26 Feb 2015 13:53:13 -0800 Ed Swierk <eswierk(a)skyportsystems.com> wrote: > On Thu, Feb 26, 2015 at 4:10 AM, Patrick Georgi <pgeorgi(a)google.com> wrote: > > 2015-02-26 1:57 GMT+01:00 Ed Swierk <eswierk(a)skyportsystems.com>: > >> Running flashrom on a Linux system with CONFIG_STRICT_DEVMEM=y, I can now > >> successfully program the SPI flash on an Intel 10G NIC using the > > > >> +#if !defined(__DJGPP__) && !defined(__LIBPAYLOAD__) > >> +static void *pcidev_mapbar_sysfs(struct pci_dev *dev, const char *descr, int bar, off_t offset, size_t length) > > Isn't that actually Linux specific, instead of non-djgpp-or-libpayload specific? > > I suppose that's a safe assumption, though I don't know much about any > of the other platforms flashrom supports. libpci already figures out > whether the platform supports sysfs. I piggyback off that logic by > checking pacc->method. > > Here we're just deciding whether the platform uses mmap() to access > physical address space. I followed the same approach used in > physmap.c, since pcidev_mapbar_sysfs() is doing the same thing as > sys_physmap_rw_uncached(), just with a PCI resource file instead of > /dev/mem. > > But I can switch to #if IS_LINUX if you think that's clearer. We can > revisit that if and when some other sprouts a similar mmapped sysfs > interface to PCI resources. I have not really looked into the patch... but I did a little compile test on top of r1885. I'll just let the buildbot speak for itself: http://buildbot.flashrom.org/buildresults/flashrom-000164-Zcc/results.txt sparc7 is expected to fail with r1885. -- Kind regards/Mit freundlichen Grüßen, Stefan Tauner

2 1

[PATCH] Acquire I/O privileges only if needed for mmap access to PCI resources
by Ed Swierk 02 Mar '15

02 Mar '15

On Linux, /dev/mem can be used to access PCI device resources without first calling iopl() to obtain I/O privileges. Skipping the iopl() call allows several flashrom programmers to work on a grsecurity kernel with GRKERNSEC_IO=y, which blocks calls to iopl() while permitting selective /dev/mem access. With this patch, pcidev_init() calls rget_io_perms() automatically on non-Linux systems. rget_io_perms() is no longer called explicitly by programmers that use only mmapped access to PCI resources. I have tested this patch on a Debian sid system, Linux 3.14.30 kernel with grsecurity (GRKERNSEC_KMEM=y, GRKERNSEC_IO=y, STRICT_DEVMEM=y), successfully programming the SPI flash on an Intel 10G NIC using the nicintel_spi programmer. I have not tested any other programmers or system configurations. Signed-off-by: Ed Swierk <eswierk(a)skyportsystems.com> --- atavia.c | 3 --- drkaiser.c | 3 --- gfxnvidia.c | 3 --- it8212.c | 3 --- nicintel.c | 6 ------ nicintel_eeprom.c | 3 --- nicintel_spi.c | 3 --- ogp_spi.c | 3 --- pcidev.c | 6 ++++++ satasii.c | 3 --- 10 files changed, 6 insertions(+), 30 deletions(-) diff --git a/atavia.c b/atavia.c index db29eea..1bcdda5 100644 --- a/atavia.c +++ b/atavia.c @@ -143,9 +143,6 @@ int atavia_init(void) } free(arg); - if (rget_io_perms()) - return 1; - dev = pcidev_init(ata_via, PCI_ROM_ADDRESS); /* Acutally no BAR setup needed at all. */ if (!dev) return 1; diff --git a/drkaiser.c b/drkaiser.c index 75cc085..7ccdd07 100644 --- a/drkaiser.c +++ b/drkaiser.c @@ -61,9 +61,6 @@ int drkaiser_init(void) struct pci_dev *dev = NULL; uint32_t addr; - if (rget_io_perms()) - return 1; - dev = pcidev_init(drkaiser_pcidev, PCI_BASE_ADDRESS_2); if (!dev) return 1; diff --git a/gfxnvidia.c b/gfxnvidia.c index 1e5a23a..d1635b0 100644 --- a/gfxnvidia.c +++ b/gfxnvidia.c @@ -82,9 +82,6 @@ int gfxnvidia_init(void) struct pci_dev *dev = NULL; uint32_t reg32; - if (rget_io_perms()) - return 1; - dev = pcidev_init(gfx_nvidia, PCI_BASE_ADDRESS_0); if (!dev) return 1; diff --git a/it8212.c b/it8212.c index 460e820..417ffc7 100644 --- a/it8212.c +++ b/it8212.c @@ -51,9 +51,6 @@ static const struct par_master par_master_it8212 = { int it8212_init(void) { - if (rget_io_perms()) - return 1; - struct pci_dev *dev = pcidev_init(devs_it8212, PCI_ROM_ADDRESS); if (!dev) return 1; diff --git a/nicintel.c b/nicintel.c index 69b40d3..ad8a0b2 100644 --- a/nicintel.c +++ b/nicintel.c @@ -64,12 +64,6 @@ int nicintel_init(void) struct pci_dev *dev = NULL; uintptr_t addr; - /* Needed only for PCI accesses on some platforms. - * FIXME: Refactor that into get_mem_perms/rget_io_perms/get_pci_perms? - */ - if (rget_io_perms()) - return 1; - /* FIXME: BAR2 is not available if the device uses the CardBus function. */ dev = pcidev_init(nics_intel, PCI_BASE_ADDRESS_2); if (!dev) diff --git a/nicintel_eeprom.c b/nicintel_eeprom.c index b5d4202..3aba21d 100644 --- a/nicintel_eeprom.c +++ b/nicintel_eeprom.c @@ -295,9 +295,6 @@ static int nicintel_ee_shutdown(void *eecp) int nicintel_ee_init(void) { - if (rget_io_perms()) - return 1; - struct pci_dev *dev = pcidev_init(nics_intel_ee, PCI_BASE_ADDRESS_0); if (!dev) return 1; diff --git a/nicintel_spi.c b/nicintel_spi.c index 9195c79..fa93d08 100644 --- a/nicintel_spi.c +++ b/nicintel_spi.c @@ -187,9 +187,6 @@ int nicintel_spi_init(void) struct pci_dev *dev = NULL; uint32_t tmp; - if (rget_io_perms()) - return 1; - dev = pcidev_init(nics_intel_spi, PCI_BASE_ADDRESS_0); if (!dev) return 1; diff --git a/ogp_spi.c b/ogp_spi.c index 929ecd9..73993c1 100644 --- a/ogp_spi.c +++ b/ogp_spi.c @@ -125,9 +125,6 @@ int ogp_spi_init(void) } free(type); - if (rget_io_perms()) - return 1; - dev = pcidev_init(ogp_spi, PCI_BASE_ADDRESS_0); if (!dev) return 1; diff --git a/pcidev.c b/pcidev.c index 2c78063..6655987 100644 --- a/pcidev.c +++ b/pcidev.c @@ -165,6 +165,12 @@ static int pcidev_shutdown(void *data) int pci_init_common(void) { +#if IS_LINUX + /* On Linux, I/O privileges are not needed for mmap access to PCI resources in /dev/mem. */ +#else + if (rget_io_perms()) + return 1; +#endif if (pacc != NULL) { msg_perr("%s: Tried to allocate a new PCI context, but there is still an old one!\n" "Please report a bug at flashrom(a)flashrom.org\n", __func__); diff --git a/satasii.c b/satasii.c index 368d7d4..63eb788 100644 --- a/satasii.c +++ b/satasii.c @@ -74,9 +74,6 @@ int satasii_init(void) uint32_t addr; uint16_t reg_offset; - if (rget_io_perms()) - return 1; - dev = pcidev_init(satas_sii, PCI_BASE_ADDRESS_0); if (!dev) return 1; -- 1.9.1

1 0

[PATCH] Chip definition for W29C512A/W29EE512
by Urja Rannikko 01 Mar '15

01 Mar '15

Mine was a Winbond W29EE512P-70 (PLCC32, 5V) found in an RTL8169 network card. I was about to backup the chip when i found out flashrom didnt know of it. The ID for the chip was already in flashchips.h with the name W29C512A and a note for "also W29EE512". I'm assuming they're compatible. Attached are patch for the flashchips.c entry and a write log for 64k random data (proving it is PREW by me as in the patch). I also successfully wrote the original data back into the chip. -- Urja Rannikko

1 0

ANNOUNCE: Release of flashrom 0.9.8
by Stefan Tauner 01 Mar '15

01 Mar '15

Hello, I am happy to announce the release of flashrom version 0.9.8 (r1888). flashrom is a utility for reading, writing, erasing and verifying flash chips. Please see the detailed release notes at http://flashrom.org/Flashrom/0.9.8 for more information. Thanks to everybody for their contributions to this release! We are also working on a new logo for flashrom and would like to hear your opinion on the current proposals. Please rate them at http://epicdecide.com/bac504d1-0061-46c4-ac7c-9beecaba87e0/ thanks! -- Kind regards, Stefan Tauner

1 0

[commit] r1888 - tags/0.9.8
by repository service 01 Mar '15

01 Mar '15

Author: stefanct Date: Sun Mar 1 23:12:16 2015 New Revision: 1888 URL: http://flashrom.org/trac/flashrom/changeset/1888 Log: Tag flashrom 0.9.8. Signed-off-by: Stefan Tauner <stefan.tauner(a)alumni.tuwien.ac.at> Acked-by: Stefan Tauner <stefan.tauner(a)alumni.tuwien.ac.at> Added: tags/0.9.8/ - copied from r1887, trunk/

1 0

[commit] r1887 - trunk
by repository service 01 Mar '15

01 Mar '15

Author: stefanct Date: Sun Mar 1 23:05:16 2015 New Revision: 1887 URL: http://flashrom.org/trac/flashrom/changeset/1887 Log: Increase flashrom version number to 0.9.8. Signed-off-by: Stefan Tauner <stefan.tauner(a)alumni.tuwien.ac.at> Acked-by: Stefan Tauner <stefan.tauner(a)alumni.tuwien.ac.at> Modified: trunk/Makefile Modified: trunk/Makefile ============================================================================== --- trunk/Makefile Sun Mar 1 23:04:38 2015 (r1886) +++ trunk/Makefile Sun Mar 1 23:05:16 2015 (r1887) @@ -386,7 +386,7 @@ # will not require subversion. The downloadable snapshots are already exported. SVNVERSION := $(shell ./util/getrevision.sh -u 2>/dev/null ) -RELEASE := 0.9.8-rc1 +RELEASE := 0.9.8 VERSION := $(RELEASE)-$(SVNVERSION) RELEASENAME ?= $(VERSION)

1 0

[commit] r1886 - trunk
by repository service 01 Mar '15

01 Mar '15

Author: stefanct Date: Sun Mar 1 23:04:38 2015 New Revision: 1886 URL: http://flashrom.org/trac/flashrom/changeset/1886 Log: Add a bunch of new/tested stuff and various small changes 23. Tested mainboards: OK: - Elitegroup GF7050VT-M Reported by Alex - Fujitsu D2724-A1x (used in ESPRIMO E5625) Reported by Rainer Spillmann - Teclast X98 Air 3G Reported by Antonio Ospite Flash chips: - Fix MX25L6405(D) definition by splitting it. Reported by Reggie McMurtrey - Add Macronix MX25L..08E family and rearrange MX25L6436E. - Pm49FL004 to PREW (+EW) Reported by Georg Sauthoff Miscellaneous: - Add board enable for abit KN9 Ultra. - Mark ARM-USB-OCD as working OK. - Use "mobile devices" instead of "laptops" in output. - Tiny other stuff. Signed-off-by: Stefan Tauner <stefan.tauner(a)alumni.tuwien.ac.at> Acked-by: Stefan Tauner <stefan.tauner(a)alumni.tuwien.ac.at> Modified: trunk/Makefile trunk/board_enable.c trunk/flashchips.c trunk/flashchips.h trunk/ft2232_spi.c trunk/print.c trunk/print_wiki.c Modified: trunk/Makefile ============================================================================== --- trunk/Makefile Thu Feb 19 00:28:30 2015 (r1885) +++ trunk/Makefile Sun Mar 1 23:04:38 2015 (r1886) @@ -1081,6 +1081,6 @@ libpayload: clean make CC="CC=i386-elf-gcc lpgcc" AR=i386-elf-ar RANLIB=i386-elf-ranlib -.PHONY: all install clean distclean compiler hwlibs features export tarball dos featuresavailable +.PHONY: all install clean distclean compiler hwlibs features export tarball djgpp-dos featuresavailable libpayload -include $(OBJS:.o=.d) Modified: trunk/board_enable.c ============================================================================== --- trunk/board_enable.c Thu Feb 19 00:28:30 2015 (r1885) +++ trunk/board_enable.c Sun Mar 1 23:04:38 2015 (r1886) @@ -1099,6 +1099,7 @@ /* * Suited for: * - abit KN8 Ultra: NVIDIA CK804 + * - abit KN9 Ultra: NVIDIA MCP55 */ static int nvidia_mcp_gpio2_lower(void) { @@ -2314,6 +2315,7 @@ {0x8086, 0x2930, 0x147b, 0x1084, 0x11ab, 0x4364, 0x147b, 0x1084, NULL, NULL, NULL, P3, "abit", "IP35", 0, OK, intel_ich_gpio16_raise}, {0x8086, 0x2930, 0x147b, 0x1083, 0x10ec, 0x8167, 0x147b, 0x1083, NULL, NULL, NULL, P3, "abit", "IP35 Pro", 0, OK, intel_ich_gpio16_raise}, {0x10de, 0x0050, 0x147b, 0x1c1a, 0x10de, 0x0052, 0x147b, 0x1c1a, NULL, NULL, NULL, P3, "abit", "KN8 Ultra", 0, NT, nvidia_mcp_gpio2_lower}, + {0x10de, 0x0369, 0x147b, 0x1c20, 0x10de, 0x0360, 0x147b, 0x1c20, "^KN9(NF-MCP55 series)$", NULL, NULL, P3, "abit", "KN9 Ultra", 0, OK, nvidia_mcp_gpio2_lower}, {0x10de, 0x01e0, 0x147b, 0x1c00, 0x10de, 0x0060, 0x147B, 0x1c00, NULL, NULL, NULL, P3, "abit", "NF7-S", 0, OK, nvidia_mcp_gpio8_raise}, {0x10de, 0x02f0, 0x147b, 0x1c26, 0x10de, 0x0260, 0x147b, 0x1c26, NULL, NULL, NULL, P3, "abit", "NF-M2 nView", 0, OK, nvidia_mcp_gpio4_lower}, {0x1106, 0x0691, 0, 0, 0x1106, 0x3057, 0, 0, "(VA6)$", NULL, NULL, P3, "abit", "VA6", 0, OK, via_apollo_gpo4_lower}, Modified: trunk/flashchips.c ============================================================================== --- trunk/flashchips.c Thu Feb 19 00:28:30 2015 (r1885) +++ trunk/flashchips.c Sun Mar 1 23:04:38 2015 (r1886) @@ -6803,12 +6803,14 @@ { .vendor = "Macronix", - .name = "MX25L8005/MX25L8006E/MX25V8005", + .name = "MX25L8005/MX25L8006E/MX25L8008E/MX25V8005", .bustype = BUS_SPI, .manufacture_id = MACRONIX_ID, .model_id = MACRONIX_MX25L8005, .total_size = 1024, .page_size = 256, + /* MX25L8006E, MX25L8008E support SFDP */ + /* OTP: 64B total; enter 0xB1, exit 0xC1 (MX25L8006E, MX25L8008E only) */ .feature_bits = FEATURE_WRSR_WREN, .tested = TEST_OK_PREW, .probe = probe_spi_rdid, @@ -6876,13 +6878,13 @@ { .vendor = "Macronix", - .name = "MX25L1605A/MX25L1606E", + .name = "MX25L1605A/MX25L1606E/MX25L1608E", .bustype = BUS_SPI, .manufacture_id = MACRONIX_ID, .model_id = MACRONIX_MX25L1605, .total_size = 2048, .page_size = 256, - /* OTP: 64B total; enter 0xB1, exit 0xC1 (MX25L1606E only) */ + /* OTP: 64B total; enter 0xB1, exit 0xC1 (MX25L1606E and MX25L1608E only) */ .feature_bits = FEATURE_WRSR_WREN | FEATURE_OTP, .tested = TEST_OK_PREW, .probe = probe_spi_rdid, @@ -6909,7 +6911,7 @@ .printlock = spi_prettyprint_status_register_bp3_srwd, /* MX25L1605A bp2 only */ .unlock = spi_disable_blockprotect_bp3_srwd, .write = spi_chip_write_256, - .read = spi_chip_read, /* Fast read (0x0B) supported */ + .read = spi_chip_read, /* Fast read (0x0B) supported (MX25L1608E supports dual-I/O read) */ .voltage = {2700, 3600}, }, @@ -6941,7 +6943,7 @@ .block_erase = spi_block_erase_c7, }, }, - .printlock = spi_prettyprint_status_register_bp3_srwd, /* bit6: Continuously Program (CP) mode */ + .printlock = spi_prettyprint_status_register_bp3_srwd, /* bit6: Continuously Program (CP) mode, for 73E is quad enable */ .unlock = spi_disable_blockprotect_bp3_srwd, .write = spi_chip_write_256, .read = spi_chip_read, /* Fast read (0x0B), dual I/O supported */ @@ -7084,7 +7086,7 @@ .block_erase = spi_block_erase_c7, }, }, - .printlock = spi_prettyprint_status_register_bp3_srwd, /* bit6: CP mode */ + .printlock = spi_prettyprint_status_register_bp3_srwd, /* bit6: continuously program mode */ .unlock = spi_disable_blockprotect_bp3_srwd, .write = spi_chip_write_256, .read = spi_chip_read, /* Fast read (0x0B) and dual I/O supported */ @@ -7093,7 +7095,7 @@ { .vendor = "Macronix", - .name = "MX25L3206E", + .name = "MX25L3206E/MX25L3208E", .bustype = BUS_SPI, .manufacture_id = MACRONIX_ID, .model_id = MACRONIX_MX25L3205, @@ -7207,14 +7209,14 @@ { .vendor = "Macronix", - .name = "MX25L6405(D)", + .name = "MX25L6405", .bustype = BUS_SPI, .manufacture_id = MACRONIX_ID, .model_id = MACRONIX_MX25L6405, .total_size = 8192, .page_size = 256, - /* MX25L6405D has 64B of OTP; enter 0xB1, exit 0xC1 */ - .feature_bits = FEATURE_WRSR_WREN | FEATURE_OTP, + /* Has an additional 512B EEPROM sector */ + .feature_bits = FEATURE_WRSR_WREN, .tested = TEST_OK_PREW, .probe = probe_spi_rdid, .probe_timing = TIMING_ZERO, @@ -7234,22 +7236,22 @@ .block_erase = spi_block_erase_c7, } }, - .printlock = spi_prettyprint_status_register_bp3_srwd, /* bit6 has different meanings */ + .printlock = spi_prettyprint_status_register_bp3_srwd, /* bit6: error flag */ .unlock = spi_disable_blockprotect_bp3_srwd, .write = spi_chip_write_256, - .read = spi_chip_read, + .read = spi_chip_read, /* Fast read (0x0B) supported */ .voltage = {2700, 3600}, }, { .vendor = "Macronix", - .name = "MX25L6406E/MX25L6436E", + .name = "MX25L6405D", .bustype = BUS_SPI, .manufacture_id = MACRONIX_ID, .model_id = MACRONIX_MX25L6405, .total_size = 8192, .page_size = 256, - /* OTP: 06E 64B/36E 512B total; enter 0xB1, exit 0xC1 */ + /* OTP: 64B total; enter 0xB1, exit 0xC1 */ .feature_bits = FEATURE_WRSR_WREN | FEATURE_OTP, .tested = TEST_OK_PREW, .probe = probe_spi_rdid, @@ -7270,16 +7272,56 @@ .block_erase = spi_block_erase_c7, } }, - .printlock = spi_prettyprint_status_register_bp3_srwd, /* bit6 for 36E is quad enable */ + .printlock = spi_prettyprint_status_register_bp3_srwd, /* bit6: continuously program mode */ .unlock = spi_disable_blockprotect_bp3_srwd, .write = spi_chip_write_256, - .read = spi_chip_read, + .read = spi_chip_read, /* Fast read (0x0B), dual I/O read (0xBB) supported */ .voltage = {2700, 3600}, }, { .vendor = "Macronix", - .name = "MX25L6445E/MX25L6465E/MX25L6473E", + .name = "MX25L6406E/MX25L6408E", + .bustype = BUS_SPI, + .manufacture_id = MACRONIX_ID, + .model_id = MACRONIX_MX25L6405, + .total_size = 8192, + .page_size = 256, + /* MX25L6406E supports SFDP */ + /* OTP: 06E 64B total; enter 0xB1, exit 0xC1 */ + .feature_bits = FEATURE_WRSR_WREN | FEATURE_OTP, + .tested = TEST_OK_PREW, + .probe = probe_spi_rdid, + .probe_timing = TIMING_ZERO, + .block_erasers = + { + { + .eraseblocks = { {4 * 1024, 2048} }, + .block_erase = spi_block_erase_20, + }, { + .eraseblocks = { {64 * 1024, 128} }, + .block_erase = spi_block_erase_52, + }, { + .eraseblocks = { {64 * 1024, 128} }, + .block_erase = spi_block_erase_d8, + }, { + .eraseblocks = { {8 * 1024 * 1024, 1} }, + .block_erase = spi_block_erase_60, + }, { + .eraseblocks = { {8 * 1024 * 1024, 1} }, + .block_erase = spi_block_erase_c7, + } + }, + .printlock = spi_prettyprint_status_register_bp3_srwd, + .unlock = spi_disable_blockprotect_bp3_srwd, + .write = spi_chip_write_256, + .read = spi_chip_read, /* Fast read (0x0B), dual I/O read supported */ + .voltage = {2700, 3600}, + }, + + { + .vendor = "Macronix", + .name = "MX25L6436E/MX25L6445E/MX25L6465E/MX25L6473E", .bustype = BUS_SPI, .manufacture_id = MACRONIX_ID, .model_id = MACRONIX_MX25L6405, @@ -10126,9 +10168,9 @@ .total_size = 512, .page_size = 64 * 1024, .feature_bits = FEATURE_REGISTERMAP | FEATURE_EITHER_RESET, - .tested = TEST_OK_PR, + .tested = TEST_OK_PREW, .probe = probe_jedec, - .probe_timing = TIMING_ZERO, /* routine is wrapper to probe_jedec (pm49fl00x.c) */ + .probe_timing = TIMING_ZERO, .block_erasers = { { Modified: trunk/flashchips.h ============================================================================== --- trunk/flashchips.h Thu Feb 19 00:28:30 2015 (r1885) +++ trunk/flashchips.h Sun Mar 1 23:04:38 2015 (r1886) @@ -470,10 +470,10 @@ #define MACRONIX_MX25L1005 0x2011 /* Same as MX25L1005C, MX25L1006E */ #define MACRONIX_MX25L2005 0x2012 /* Same as MX25L2005C, MX25L2006E */ #define MACRONIX_MX25L4005 0x2013 /* Same as MX25L4005A, MX25L4005C, MX25L4006E */ -#define MACRONIX_MX25L8005 0x2014 /* Same as MX25V8005, MX25L8006E, FIXME: MX25L8073E (4k 0x20) */ -#define MACRONIX_MX25L1605 0x2015 /* MX25L1605 (64k 0x20); MX25L1605A/MX25L1606E (4k 0x20, 64k 0x52); MX25L1605D/MX25L1608D/MX25L1673E (4k 0x20) */ -#define MACRONIX_MX25L3205 0x2016 /* MX25L3205, MX25L3205A (64k 0x20); MX25L3205D/MX25L3208D (4k 0x20); MX25L3206E (4k 0x20, 64k 0x52); MX25L3273E (4k 0x20, 32k 0x52) */ -#define MACRONIX_MX25L6405 0x2017 /* MX25L6405, MX25L6405D (64k 0x20); MX25L6406E/MX25L6436E (4k 0x20); MX25L6445E/MX25L6465E/MX25L6473E (4k 0x20, 32k 0x52) */ +#define MACRONIX_MX25L8005 0x2014 /* Same as MX25V8005, MX25L8006E, MX25L8008E, FIXME: MX25L8073E (4k 0x20) */ +#define MACRONIX_MX25L1605 0x2015 /* MX25L1605 (64k 0x20); MX25L1605A/MX25L1606E/MX25L1608E (4k 0x20, 64k 0x52); MX25L1605D/MX25L1608D/MX25L1673E (4k 0x20) */ +#define MACRONIX_MX25L3205 0x2016 /* MX25L3205, MX25L3205A (64k 0x20); MX25L3205D/MX25L3208D (4k 0x20); MX25L3206E/MX25L3208E (4k 0x20, 64k 0x52); MX25L3273E (4k 0x20, 32k 0x52) */ +#define MACRONIX_MX25L6405 0x2017 /* MX25L6405, MX25L6405D (64k 0x20); MX25L6406E/MX25L6408E (4k 0x20); MX25L6436E/MX25L6445E/MX25L6465E/MX25L6473E (4k 0x20, 32k 0x52) */ #define MACRONIX_MX25L12805D 0x2018 /* MX25L12805D (no 32k); MX25L12865E, MX25L12835F, MX25L12845E (32k 0x52) */ #define MACRONIX_MX25L25635F 0x2019 /* Same as MX25L25639F, but the latter seems to not support REMS */ #define MACRONIX_MX25L1635D 0x2415 Modified: trunk/ft2232_spi.c ============================================================================== --- trunk/ft2232_spi.c Thu Feb 19 00:28:30 2015 (r1885) +++ trunk/ft2232_spi.c Sun Mar 1 23:04:38 2015 (r1886) @@ -67,7 +67,7 @@ {FTDI_VID, AMONTEC_JTAGKEY_PID, OK, "Amontec", "JTAGkey"}, {GOEPEL_VID, GOEPEL_PICOTAP_PID, OK, "GOEPEL", "PicoTAP"}, {FIC_VID, OPENMOKO_DBGBOARD_PID, OK, "FIC", "OpenMoko Neo1973 Debug board (V2+)"}, - {OLIMEX_VID, OLIMEX_ARM_OCD_PID, NT, "Olimex", "ARM-USB-OCD"}, + {OLIMEX_VID, OLIMEX_ARM_OCD_PID, OK, "Olimex", "ARM-USB-OCD"}, {OLIMEX_VID, OLIMEX_ARM_TINY_PID, OK, "Olimex", "ARM-USB-TINY"}, {OLIMEX_VID, OLIMEX_ARM_OCD_H_PID, OK, "Olimex", "ARM-USB-OCD-H"}, {OLIMEX_VID, OLIMEX_ARM_TINY_H_PID, OK, "Olimex", "ARM-USB-TINY-H"}, Modified: trunk/print.c ============================================================================== --- trunk/print.c Thu Feb 19 00:28:30 2015 (r1885) +++ trunk/print.c Sun Mar 1 23:04:38 2015 (r1886) @@ -480,9 +480,9 @@ programmer_table[PROGRAMMER_INTERNAL].name); print_supported_chipsets(); msg_ginfo("\n"); - print_supported_boards_helper(boards_known, "boards"); + print_supported_boards_helper(boards_known, "mainboards"); msg_ginfo("\n"); - print_supported_boards_helper(laptops_known, "laptops"); + print_supported_boards_helper(laptops_known, "mobile devices"); #endif for (i = 0; i < PROGRAMMER_INVALID; i++) { const struct programmer_entry prog = programmer_table[i]; @@ -535,6 +535,7 @@ B("abit", "IP35 Pro", OK, NULL, NULL), B("abit", "IS-10", BAD, NULL, "Reported by deejkuba(a)aol.com to flashrom(a)coreboot.org, no public archive. Missing board enable and/or M50FW040 unlocking. May work now."), B("abit", "KN8 Ultra", OK, NULL, NULL), + B("abit", "KN9 Ultra", OK, NULL, NULL), B("abit", "NF-M2 nView", OK, NULL, NULL), B("abit", "NF-M2S", OK, NULL, NULL), B("abit", "NF7-S", OK, NULL, NULL), @@ -774,6 +775,7 @@ B("Elitegroup", "GeForce6100PM-M2 (V3.0)", OK, NULL, NULL), B("Elitegroup", "GeForce6100SM-M", OK, NULL, NULL), B("Elitegroup", "GeForce7050M-M (V2.0)", OK, "http://www.ecs.com.tw/ECSWebSite/Product/Product_Detail.aspx?DetailID=865&M…", NULL), + B("Elitegroup", "GF7050VT-M", OK, NULL, NULL), B("Elitegroup", "GF7100PVT-M3 (V1.0)", OK, NULL, NULL), B("Elitegroup", "GF8200A", OK, NULL, NULL), B("Elitegroup", "K7S5A", OK, NULL, NULL), @@ -803,7 +805,8 @@ B("Foxconn", "P55MX", OK, "http://www.foxconnchannel.com/ProductDetail.aspx?T=motherboard&U=en-us00004…", "Needs the MFG jumper to be set correctly before flashing to enable the Flash Descriptor Override Strap."), B("Foxconn", "Q45M", BAD, "http://www.foxconnchannel.com/ProductDetail.aspx?T=Motherboard&U=en-us00005…", "Probing works (Hardware sequencing, 4096 kB, SPI), but parts of the flash are problematic: descriptor is r/o (conforming to ICH reqs), ME is locked."), B("Freetech", "P6F91i", OK, "http://web.archive.org/web/20010417035034/http://www.freetech.com/prod/P6F9…", NULL), - B("Fujitsu", "D3041-A1", OK, NULL, "Used in ESPRIMO P2560, contains an Atmel AT26DF081A."), + B("Fujitsu", "D2724-A1x", OK, NULL, "Used in ESPRIMO E5625."), + B("Fujitsu", "D3041-A1x", OK, NULL, "Used in ESPRIMO P2560, contains an Atmel AT26DF081A."), B("Fujitsu-Siemens", "CELSIUS W410", BAD, "ftp://ftp.ts.fujitsu.com/pub/mainboard-oem-sales/Products/Mainboards/Indust…", "Mainboard model is D3062-A1. Probing works (Macronix MX25L6405, 8192 kB, SPI), but parts of the flash are problematic: descriptor is r/o (conforming to ICH reqs), ME is locked."), B("Fujitsu-Siemens", "ESPRIMO P5915", OK, "http://uk.ts.fujitsu.com/rl/servicesupport/techsupport/professionalpc/ESPRI…", "Mainboard model is D2312-A2."), B("GIGABYTE", "GA-2761GXDK", OK, "http://www.computerbase.de/news/hardware/mainboards/amd-systeme/2007/mai/gi…", NULL), @@ -1144,6 +1147,7 @@ B("IBM/Lenovo", "ThinkPad 240", BAD, "http://www.stanford.edu/~bresnan//tp240.html", "Seems to (partially) work at first, but one block/sector cannot be written which then leaves you with a bricked laptop. Maybe this can be investigated and fixed in software later."), B("IBM/Lenovo", "3000 V100 TF05Cxx", OK, "http://www5.pc.ibm.com/europe/products.nsf/products?openagent&brand=Lenovo3…", NULL), //B("MSI", "GT60-2OD", OK, "http://www.msi.com/product/nb/GT60_2OD.html", NULL), requires layout patches + B("Teclast", "X98 Air 3G", OK, NULL, NULL), #endif {0}, Modified: trunk/print_wiki.c ============================================================================== --- trunk/print_wiki.c Thu Feb 19 00:28:30 2015 (r1885) +++ trunk/print_wiki.c Sun Mar 1 23:04:38 2015 (r1886) @@ -133,15 +133,15 @@ } #if CONFIG_INTERNAL == 1 -static const char laptop_intro[] = "\n== Supported laptops/notebooks ==\n\n\ -In general, flashing laptops is more difficult because laptops\n\n\ +static const char laptop_intro[] = "\n== Supported mobile devices (laptops, tablets etc.) ==\n\n\ +In general, flashing mobile devices is more difficult because they\n\n\ * often use the flash chip for stuff besides the BIOS,\n\ * often have special protection stuff which has to be handled by flashrom,\n\ * often use flash translation circuits which need drivers in flashrom.\n\n\ <div style=\"margin-top:0.5em; padding:0.5em 0.5em 0.5em 0.5em; \ background-color:#ff6666; align:right; border:1px solid #000000;\">\n\ '''IMPORTANT:''' At this point we recommend to '''not''' use flashrom on \ -untested laptops unless you have a means to recover from a flashing that goes \ +untested mobile devices unless you have a means to recover from a flashing that goes \ wrong (a working backup flash chip and/or good soldering skills).\n</div>\n"; static void print_supported_chipsets_wiki(int cols) @@ -275,10 +275,10 @@ static void print_supported_boards_wiki(void) { printf("%s", board_intro); - print_supported_boards_wiki_helper("boards", 2, boards_known); + print_supported_boards_wiki_helper("mainboards", 2, boards_known); printf("%s", laptop_intro); - print_supported_boards_wiki_helper("laptops", 1, laptops_known); + print_supported_boards_wiki_helper("mobile devices", 1, laptops_known); } #endif

1 0

M25P16, erase (ok) and write (not ok)
by Raven 01 Mar '15

01 Mar '15

Hello, here are the test results for "Found Micron/Numonyx/ST flash chip "M25P16" (2048 kB, SPI)". Erase seems to work, but write fails. I tried it with an Arduino Uno (http://www.flashrom.org/Serprog/Arduino_flasher). Output is attached. Greetings

5 17

← Newer
1
2
3
4
5
6
7
8
9
Older →

2024

2023

2022

2021

2020

2019

2018

2017

2016

2015

2014

2013

2012

2011

2010

2009

flashrom March 2015