flashrom September 2009

flashrom@flashrom.org

26 participants
104 discussions

Start a nNew thread

Board enable for Asus A7V600-X.
by Luc Verhaegen 01 Sep '09

01 Sep '09

2 3

[commit] r705 - trunk
by svn＠flashrom.org 01 Sep '09

01 Sep '09

Author: libv Date: 2009-09-01 23:22:23 +0200 (Tue, 01 Sep 2009) New Revision: 705 Modified: trunk/board_enable.c Log: Board enable for Asus A7V600-X. Raises GP32 on IT8712F, and comes with a more general routine to set io lines on the IT8712F. Signed-off-by: Luc Verhaegen <libv(a)skynet.be> Acked-by: Udu Ogah <putlinuxonit(a)gmail.com> Modified: trunk/board_enable.c =================================================================== --- trunk/board_enable.c 2009-08-31 16:25:08 UTC (rev 704) +++ trunk/board_enable.c 2009-09-01 21:22:23 UTC (rev 705) @@ -865,7 +865,71 @@ return 0; } +/* + * General routine for raising/dropping GPIO lines on the ITE IT8712F. + * There is only some limited checking on the port numbers. + */ +static int +it8712f_gpio_set(unsigned int line, int raise) +{ + unsigned int port; + uint16_t id, base; + uint8_t tmp; + + port = line / 10; + port--; + line %= 10; + + /* Check line */ + if ((port > 4) || /* also catches unsigned -1 */ + ((port < 4) && (line > 7)) || ((port == 4) && (line > 5))) { + fprintf(stderr, + "\nERROR: Unsupported IT8712F GPIO Line %02d.\n", line); + return -1; + } + + /* find the IT8712F */ + enter_conf_mode_ite(0x2E); + id = (sio_read(0x2E, 0x20) << 8) | sio_read(0x2E, 0x21); + exit_conf_mode_ite(0x2E); + + if (id != 0x8712) { + fprintf(stderr, "\nERROR: IT8712F SuperIO not found.\n"); + return -1; + } + + /* Get the GPIO base */ + enter_conf_mode_ite(0x2E); + sio_write(0x2E, 0x07, 0x07); + base = (sio_read(0x2E, 0x62) << 8) | sio_read(0x2E, 0x63); + exit_conf_mode_ite(0x2E); + + if (!base) { + fprintf(stderr, "\nERROR: Failed to read IT8712F SuperIO GPIO" + " Base.\n"); + return -1; + } + + /* set GPIO. */ + tmp = INB(base + port); + if (raise) + tmp |= 1 << line; + else + tmp &= ~(1 << line); + OUTB(tmp, base + port); + + return 0; +} + /** + * Suited for Asus A7V600-X: VIA KT600 + VT8237 + IT8712F + */ +static int board_asus_a7v600x(const char *name) +{ + return it8712f_gpio_set(32, 1); +} + +/** * Suited for Asus P4P800-E Deluxe: Intel Intel 865PE + ICH5R. */ static int board_asus_p4p800(const char *name) @@ -921,6 +985,7 @@ {0x1106, 0x3205, 0x1106, 0x3205, 0x10EC, 0x8139, 0xA0A0, 0x0477, NULL, NULL, "AOpen", "vKM400Am-S", board_aopen_vkm400}, {0x1022, 0x2090, 0, 0, 0x1022, 0x2080, 0, 0, "artecgroup", "dbe61", "Artec Group", "DBE61", board_artecgroup_dbe6x}, {0x1022, 0x2090, 0, 0, 0x1022, 0x2080, 0, 0, "artecgroup", "dbe62", "Artec Group", "DBE62", board_artecgroup_dbe6x}, + {0x1106, 0x3189, 0x1043, 0x807F, 0x1106, 0x3065, 0x1043, 0x80ED, NULL, NULL, "ASUS", "A7V600-X", board_asus_a7v600x}, {0x1106, 0x3189, 0x1043, 0x807F, 0x1106, 0x3177, 0x1043, 0x808C, NULL, NULL, "ASUS", "A7V8X", board_asus_a7v8x}, {0x1106, 0x3177, 0x1043, 0x80A1, 0x1106, 0x3205, 0x1043, 0x8118, NULL, NULL, "ASUS", "A7V8X-MX SE", board_asus_a7v8x_mx}, {0x8086, 0x1a30, 0x1043, 0x8070, 0x8086, 0x244b, 0x1043, 0x8028, NULL, NULL, "ASUS", "P4B266", ich2_gpio22_raise},

1 0

Success!!. Flashrom works P.R.E.W with Asus A7V600-X board
by Putlinuxonit 01 Sep '09

01 Sep '09

Hi, After some sweat from libv on irc, i can report that the Asus A7V600-X works well (P.R.E.W) with a patch done against r682. Board: Asus A7V600-X > Bios version: 1009.005 > Flashchip: PMC Pm49FL002 > Chipset: VIA VT8237 and ITE IT8712F > root@sysresccd /root % ./flashrom flashrom v0.9.0-r682 No coreboot table found. Found chipset "VIA VT8237", enabling flash write... OK. This chipset supports the following protocols: Non-SPI. Disabling flash write protection for board "ASUS A7V600-X"... OK. Calibrating delay loop... OK. Found chip "PMC Pm49FL002" (256 KB, LPC,FWH) at physical address 0xfffc0000. No operations were specified. root@sysresccd /root % ./flashrom -r firmware.bin flashrom v0.9.0-r682 No coreboot table found. Found chipset "VIA VT8237", enabling flash write... OK. This chipset supports the following protocols: Non-SPI. Disabling flash write protection for board "ASUS A7V600-X"... OK. Calibrating delay loop... OK. Found chip "PMC Pm49FL002" (256 KB, LPC,FWH) at physical address 0xfffc0000. Reading flash... done. root@sysresccd /root % ./flashrom -E flashrom v0.9.0-r682 No coreboot table found. Found chipset "VIA VT8237", enabling flash write... OK. This chipset supports the following protocols: Non-SPI. Disabling flash write protection for board "ASUS A7V600-X"... OK. Calibrating delay loop... OK. Found chip "PMC Pm49FL002" (256 KB, LPC,FWH) at physical address 0xfffc0000. Erasing flash chip... Erasing page: 0015 at address: 0x0003c000 SUCCESS. root@sysresccd /root % ./flashrom -w 1009.005.bin flashrom v0.9.0-r682 No coreboot table found. Found chipset "VIA VT8237", enabling flash write... OK. This chipset supports the following protocols: Non-SPI. Disabling flash write protection for board "ASUS A7V600-X"... OK. Calibrating delay loop... OK. Found chip "PMC Pm49FL002" (256 KB, LPC,FWH) at physical address 0xfffc0000. Flash image seems to be a legacy BIOS. Disabling checks. Writing flash chip... Programming page: 0015 at address: 0x0003c000 COMPLETE. Verifying flash... VERIFIED. root@sysresccd /root % ./flashrom -v 1009.005.bin flashrom v0.9.0-r682 No coreboot table found. Found chipset "VIA VT8237", enabling flash write... OK. This chipset supports the following protocols: Non-SPI. Disabling flash write protection for board "ASUS A7V600-X"... OK. Calibrating delay loop... OK. Found chip "PMC Pm49FL002" (256 KB, LPC,FWH) at physical address 0xfffc0000. Flash image seems to be a legacy BIOS. Disabling checks. Verifying flash... VERIFIED. root@sysresccd /root % ./flashrom -v 1009.005.bin flashrom v0.9.0-r682 No coreboot table found. Found chipset "VIA VT8237", enabling flash write... OK. This chipset supports the following protocols: Non-SPI. Disabling flash write protection for board "ASUS A7V600-X"... OK. Calibrating delay loop... OK. Found chip "PMC Pm49FL002" (256 KB, LPC,FWH) at physical address 0xfffc0000. Flash image seems to be a legacy BIOS. Disabling checks. Verifying flash... VERIFIED. detailed dumps are attached. Great work guys! Udu Ogah

1 0

ACER ASPIRE L5100
by Gildas Le Nadan 01 Sep '09

01 Sep '09

Hi Here are the informations you asked for on #flashrom (I've added dmidecode as well). Cheers, Gildas aka mael_

2 1

2024

2023

2022

2021

2020

2019

2018

2017

2016

2015

2014

2013

2012

2011

2010

2009

flashrom September 2009