Ronald G Minnich <rminnich(a)lanl.gov> wrote:
(Celeron, P2/P3[xeon]/p4?, K6-2/3, Athlon] have
their caches onboard and require MSR poking. This should be in
the BIOS writers guides for the respective CPUs.
we're just trying to find
that darn bit. Any hints :-)
It's not just a case of setting one bit. You have to set up a whole
bunch of other stuff, latencies, ranges, frequencies etc.
I'll dig some more, I've got example code somewhere.
To unsubscribe: send mail to majordomo(a)freiburg.linux.de
with 'unsubscribe openbios' in the body of the message