I'm sure you are right. I was clearing the cache disable bit but I >suppose there is more to do.
I think that's missguided. My memory tells me that the bit is called "Cache Enable" with
1 = enable 0 = dissable.
That's for the L1 cache, the L2 cache is neccessarily somewhere else in the MSRs for all Pentium pro and derivatives.