openfirmware

openfirmware@openfirmware.info

3007 discussions

[commit] r3153 - cpu/arm/olpc
by repository service 11 Aug '12

11 Aug '12

Author: quozl Date: Sat Aug 11 02:33:01 2012 New Revision: 3153 URL: http://tracker.coreboot.org/trac/openfirmware/changeset/3153 Log: OLPC CL4 - Neonode, use heap for packet buffer, correct the byte order of commands, now works for minimal testing on A1. Modified: cpu/arm/olpc/nn-touchscreen.fth Modified: cpu/arm/olpc/nn-touchscreen.fth ============================================================================== --- cpu/arm/olpc/nn-touchscreen.fth Sat Aug 11 02:29:52 2012 (r3152) +++ cpu/arm/olpc/nn-touchscreen.fth Sat Aug 11 02:33:01 2012 (r3153) @@ -17,18 +17,18 @@ : reset ( -- ) touch-rst-gpio# dup gpio-clr gpio-set d# 250 ms ; : no-data? ( -- no-data? ) touch-scr-gpio# gpio-pin@ ; -d# 250 constant /packet -/packet buffer: packet -0 value packet-size +d# 250 constant /pbuf +0 value pbuf +0 value plen : in? ( -- got-data? ) no-data? if false exit then - packet 2 twsi-read ( ) - packet 1+ c@ ( size ) - dup 2+ to packet-size ( size ) + pbuf 2 twsi-read ( ) + pbuf 1+ c@ ( len ) + dup 2+ to plen ( len ) - packet 2+ swap twsi-read ( ) + pbuf 2+ swap twsi-read ( ) true ; @@ -42,7 +42,7 @@ begin in? if process - over packet 2+ c@ ( id limit received-id ) + over pbuf 2+ c@ ( id limit received-id ) = if 2drop exit then then ( id limit ) dup get-msecs - 0< ( id limit timeout? ) @@ -52,17 +52,17 @@ : read-boot-complete ( -- ) h# 07 d# 20 anticipate ; -: initialise ( -- ) h# ee h# 01 h# 01 3 out h# 01 d# 20 anticipate ; +: initialise ( -- ) h# 01 h# 01 h# ee 3 out h# 01 d# 20 anticipate ; : set-resolution ( -- ) set-geometry - h# ee h# 05 h# 02 screen-w wbsplit screen-h wbsplit 7 out + screen-h wbsplit swap screen-w wbsplit swap h# 02 h# 05 h# ee 7 out h# 02 d# 20 anticipate ; -: start ( -- ) h# ee h# 01 h# 04 3 out ; +: start ( -- ) h# 04 h# 01 h# ee 3 out ; -: deactivate ( -- ) h# ee h# 01 h# 00 3 out h# 00 d# 20 anticipate ; +: deactivate ( -- ) h# 00 h# 01 h# ee 3 out h# 00 d# 20 anticipate ; : configure ( -- ) initialise @@ -71,26 +71,28 @@ ; : open ( -- okay? ) + /pbuf alloc-mem to pbuf my-unit set-twsi-target set-gpios no-data? if reset - no-data? if false exit then + no-data? if pbuf /pbuf free-mem false exit then read-boot-complete then - ['] configure catch if false exit then + ['] configure catch if pbuf /pbuf free-mem false exit then true ; : close deactivate + pbuf /pbuf free-mem ; : stream-poll? ( -- false | x y buttons true ) in? if - packet 2+ c@ h# 04 = if - packet 4 + w@ packet 6 + w@ ( x y ) - packet 8 + c@ 3 and 0= ( x y down? ) + pbuf 2+ c@ h# 04 = if + pbuf 4 + w@ pbuf 6 + w@ ( x y ) + pbuf 8 + c@ 3 and 0= ( x y down? ) true ( x y buttons true ) else false @@ -110,7 +112,7 @@ \ FIXME: graphically show data on screen until key begin in? if - ." rx: " packet packet-size bounds do + ." rx: " pbuf plen bounds do i c@ 0 <# # # #> type space loop cr then

1 0

[commit] r3152 - cpu/arm/olpc
by repository service 11 Aug '12

11 Aug '12

Author: wmb Date: Sat Aug 11 02:29:52 2012 New Revision: 3152 URL: http://tracker.coreboot.org/trac/openfirmware/changeset/3152 Log: OLPC ARM - refactor svn 3148 for stylistic consistency with other ec-version-dependent addresses. Should be no substantive difference. Modified: cpu/arm/olpc/ecflash.fth cpu/arm/olpc/edi.fth Modified: cpu/arm/olpc/ecflash.fth ============================================================================== --- cpu/arm/olpc/ecflash.fth Fri Aug 10 15:54:46 2012 (r3151) +++ cpu/arm/olpc/ecflash.fth Sat Aug 11 02:29:52 2012 (r3152) @@ -26,11 +26,7 @@ load-base swap ?ec-image-valid ; \ Tells the EC to auto-restart after power cycling -: set-ec-reboot ( -- ) - 1 - kb9010? if h# ff01 else h# f018 then - edi-b! -; +: set-ec-reboot ( -- ) 1 ecreboot edi-b! ; : ?reflash-ec-flags ( adr -- ) use-edi-spi ( adr ) edi-open-active ( adr ) \ avoids holding EC in reset Modified: cpu/arm/olpc/edi.fth ============================================================================== --- cpu/arm/olpc/edi.fth Fri Aug 10 15:54:46 2012 (r3151) +++ cpu/arm/olpc/edi.fth Sat Aug 11 02:29:52 2012 (r3152) @@ -20,6 +20,7 @@ : efcmd ( -- reg# ) kb9010? if h# feac else h# fea7 then ; : efdat ( -- reg# ) kb9010? if h# feab else h# feaa then ; : rst8051 ( -- reg# ) kb9010? if h# ff14 else h# f010 then ; +: ecreboot ( -- reg# ) kb9010? if h# ff01 else h# f018 then ; \ Issues with .py code \ A14:A8 should be A15:A8 several places

1 0

[commit] r3151 - cpu/arm/olpc
by repository service 10 Aug '12

10 Aug '12

Author: quozl Date: Fri Aug 10 15:54:46 2012 New Revision: 3151 URL: http://tracker.coreboot.org/trac/openfirmware/changeset/3151 Log: OLPC CL4 - Neonode, change reset method, fix call parent misuse Modified: cpu/arm/olpc/nn-touchscreen.fth Modified: cpu/arm/olpc/nn-touchscreen.fth ============================================================================== --- cpu/arm/olpc/nn-touchscreen.fth Fri Aug 10 07:23:01 2012 (r3150) +++ cpu/arm/olpc/nn-touchscreen.fth Fri Aug 10 15:54:46 2012 (r3151) @@ -24,20 +24,20 @@ : in? ( -- got-data? ) no-data? if false exit then - packet 2 " twsi-read" $call-parent ( ) + packet 2 twsi-read ( ) packet 1+ c@ ( size ) dup 2+ to packet-size ( size ) - packet 2+ swap " twsi-read" $call-parent ( ) + packet 2+ swap twsi-read ( ) true ; -: out ( byte ... bytes# -- ) " twsi-out" $call-parent ; +: out ( byte ... bytes# -- ) twsi-out ; defer process ' noop to process -: expect ( id msecs -- ) +: anticipate ( id msecs -- ) get-msecs + ( id limit ) begin in? if @@ -50,32 +50,34 @@ 2drop ( ) ; -: read-boot-complete ( -- ) h# 07 d# 10 expect ; +: read-boot-complete ( -- ) h# 07 d# 20 anticipate ; -: initialise ( -- ) h# ee h# 01 h# 01 3 out h# 01 d# 10 expect ; +: initialise ( -- ) h# ee h# 01 h# 01 3 out h# 01 d# 20 anticipate ; : set-resolution ( -- ) set-geometry h# ee h# 05 h# 02 screen-w wbsplit screen-h wbsplit 7 out - h# 02 d# 10 expect + h# 02 d# 20 anticipate ; : start ( -- ) h# ee h# 01 h# 04 3 out ; -: deactivate ( -- ) h# ee h# 01 h# 00 3 out h# 00 d# 10 expect ; +: deactivate ( -- ) h# ee h# 01 h# 00 3 out h# 00 d# 20 anticipate ; : configure ( -- ) - read-boot-complete initialise set-resolution start ; : open ( -- okay? ) - my-unit " set-address" $call-parent + my-unit set-twsi-target set-gpios - no-data? if reset then - no-data? if false exit then + no-data? if + reset + no-data? if false exit then + read-boot-complete + then ['] configure catch if false exit then true ; @@ -103,6 +105,8 @@ ." No touchscreen present" cr false exit then + ." dumping events from touchscreen controller, press a key to stop" cr + \ FIXME: graphically show data on screen until key begin in? if

1 0

[commit] r3150 - cpu/arm/olpc
by repository service 10 Aug '12

10 Aug '12

Author: quozl Date: Fri Aug 10 07:23:01 2012 New Revision: 3150 URL: http://tracker.coreboot.org/trac/openfirmware/changeset/3150 Log: OLPC CL4 - Neonode, set GPIO directions, add missing early exit Modified: cpu/arm/olpc/nn-touchscreen.fth Modified: cpu/arm/olpc/nn-touchscreen.fth ============================================================================== --- cpu/arm/olpc/nn-touchscreen.fth Fri Aug 10 07:20:13 2012 (r3149) +++ cpu/arm/olpc/nn-touchscreen.fth Fri Aug 10 07:23:01 2012 (r3150) @@ -10,15 +10,19 @@ fload ${BP}/cpu/arm/olpc/touchscreen-common.fth +: set-gpios + touch-rst-gpio# dup gpio-set gpio-dir-out + touch-tck-gpio# dup gpio-clr gpio-dir-out +; : reset ( -- ) touch-rst-gpio# dup gpio-clr gpio-set d# 250 ms ; -: no-data? ( -- false | true ) touch-scr-gpio# gpio-pin@ ; +: no-data? ( -- no-data? ) touch-scr-gpio# gpio-pin@ ; d# 250 constant /packet /packet buffer: packet 0 value packet-size -: in? ( -- false | true ) - no-data? if false then +: in? ( -- got-data? ) + no-data? if false exit then packet 2 " twsi-read" $call-parent ( ) packet 1+ c@ ( size ) @@ -69,6 +73,7 @@ : open ( -- okay? ) my-unit " set-address" $call-parent + set-gpios no-data? if reset then no-data? if false exit then ['] configure catch if false exit then

1 0

[commit] r3149 - dev
by repository service 10 Aug '12

10 Aug '12

Author: quozl Date: Fri Aug 10 07:20:13 2012 New Revision: 3149 URL: http://tracker.coreboot.org/trac/openfirmware/changeset/3149 Log: OLPC XO-1.5 XO-1.75 - libertas, change baseband register interpretation to match new data supplied Modified: dev/libertas.fth Modified: dev/libertas.fth ============================================================================== --- dev/libertas.fth Fri Aug 10 02:15:54 2012 (r3148) +++ dev/libertas.fth Fri Aug 10 07:20:13 2012 (r3149) @@ -2194,10 +2194,22 @@ 2 .r ; -: .bpp-antenna ( antenna -- ) - dup h# 30 = if ." 1" drop exit then - dup h# 70 = if ." 2" drop exit then - 2 .r +: .rx-antenna ( antenna -- ) + 6 rshift + case + b# 00 of ." 0" endof + b# 01 of ." 1" endof + b# 10 of ." d" endof + endcase +; + +: .tx-antenna ( antenna -- ) + 6 rshift + case + b# 00 of ." 0" endof + b# 01 of ." 1" endof + b# 10 of ." r" endof + endcase ; : show-antenna ( -- ) @@ -2209,10 +2221,8 @@ get-antenna ( base antenna ) hex ." ant" .antenna ( base ) - ." rx " - h# 3f bbp-reg@ .bpp-antenna - ." tx " - h# 40 bbp-reg@ .bpp-antenna + ." rx " h# 3f bbp-reg@ .rx-antenna + ." tx " h# 40 bbp-reg@ .tx-antenna base ! ;

1 0

[commit] r3148 - cpu/arm/olpc
by repository service 10 Aug '12

10 Aug '12

Author: rsmith Date: Fri Aug 10 02:15:54 2012 New Revision: 3148 URL: http://tracker.coreboot.org/trac/openfirmware/changeset/3148 Log: OLPC CL4 - Fixup automatic power up after EC reboot The location of the magic value for telling the EC to power back up on a power off changed with the switch to the io3790. This fixes 'bye' as well. Modified: cpu/arm/olpc/ecflash.fth Modified: cpu/arm/olpc/ecflash.fth ============================================================================== --- cpu/arm/olpc/ecflash.fth Fri Aug 10 00:25:40 2012 (r3147) +++ cpu/arm/olpc/ecflash.fth Fri Aug 10 02:15:54 2012 (r3148) @@ -26,7 +26,11 @@ load-base swap ?ec-image-valid ; \ Tells the EC to auto-restart after power cycling -: set-ec-reboot ( -- ) 1 h# f018 edi-b! ; +: set-ec-reboot ( -- ) + 1 + kb9010? if h# ff01 else h# f018 then + edi-b! +; : ?reflash-ec-flags ( adr -- ) use-edi-spi ( adr ) edi-open-active ( adr ) \ avoids holding EC in reset

1 0

[commit] r3147 - cpu/arm/olpc
by repository service 09 Aug '12

09 Aug '12

Author: pgf Date: Fri Aug 10 00:25:40 2012 New Revision: 3147 URL: http://tracker.coreboot.org/trac/openfirmware/changeset/3147 Log: bsl.fth: don't modify mfp settings on cl4 the pin settings established by cforth are correct on cl4-a2. Modified: cpu/arm/olpc/bsl.fth Modified: cpu/arm/olpc/bsl.fth ============================================================================== --- cpu/arm/olpc/bsl.fth Thu Aug 9 22:34:22 2012 (r3146) +++ cpu/arm/olpc/bsl.fth Fri Aug 10 00:25:40 2012 (r3147) @@ -51,9 +51,12 @@ \ The pin setup should be done in CForth, but it's complicated by \ the fact that the touch-enabled CL2 uses GPIO 56 differently from \ the ordinary one -[ifdef] olpc-cl2 3 d# 55 af! 3 d# 56 af! [then] \ Setup pins for UART2 +[ifdef] olpc-cl2 + 3 d# 55 af! \ Setup pins for UART2 + 3 d# 56 af! 0 touch-tck-gpio# af! \ Set to GPIO function 1 touch-rst-gpio# af! \ Set to GPIO function (AF0 is SM_BELn for this pin) +[then] ; 0 [if]

1 0

[commit] r3146 - cpu/arm/olpc
by repository service 09 Aug '12

09 Aug '12

Author: rsmith Date: Thu Aug 9 22:34:22 2012 New Revision: 3146 URL: http://tracker.coreboot.org/trac/openfirmware/changeset/3146 Log: OLPC CL4 - Fix slow EC programming speed The pll trim values are in special locations rather than normal XDATA locations. The XO-4 trim routine was using the wrong read method to get the pll trim values. Modified: cpu/arm/olpc/edi.fth Modified: cpu/arm/olpc/edi.fth ============================================================================== --- cpu/arm/olpc/edi.fth Thu Aug 9 14:29:04 2012 (r3145) +++ cpu/arm/olpc/edi.fth Thu Aug 9 22:34:22 2012 (r3146) @@ -317,15 +317,15 @@ dup 4 or ecsts edi-b! ( old-ecsts ) \ chipid is now pllcfg2 xbis edi-b@ h# 3f and ( old-ecsts xbis-bits ) - h# 81 edi-b@ 3 and 6 lshift or ( old-ecsts xbis-value ) + h# 81 trim@ 3 and 6 lshift or ( old-ecsts xbis-value ) xbis edi-b! ( old-ecsts ) - h# 82 edi-b@ h# f and 4 lshift ( old-ecsts pll-high ) - h# 83 edi-b@ h# f0 and 4 rshift or ( old-ecsts pll-value ) + h# 82 trim@ h# f and 4 lshift ( old-ecsts pll-high ) + h# 83 trim@ h# f0 and 4 rshift or ( old-ecsts pll-value ) pllcfg edi-b! ( old-ecsts ) pllcfg2 edi-b@ h# 3f and ( old-ecsts pll2-bits ) - h# 82 edi-b@ h# 30 and 2 lshift or ( old-ecsts pll2-value ) + h# 82 trim@ h# 30 and 2 lshift or ( old-ecsts pll2-value ) pllcfg2 edi-b! ( old-ecsts ) ecsts edi-b! ( )

1 0

[commit] r3145 - cpu/arm/mmp2
by repository service 09 Aug '12

09 Aug '12

Author: wmb Date: Thu Aug 9 14:29:04 2012 New Revision: 3145 URL: http://tracker.coreboot.org/trac/openfirmware/changeset/3145 Log: OLPC CL4 - touch up the MFPR to GPIO mapping tables. Modified: cpu/arm/mmp2/mfpr.fth Modified: cpu/arm/mmp2/mfpr.fth ============================================================================== --- cpu/arm/mmp2/mfpr.fth Thu Aug 9 14:28:19 2012 (r3144) +++ cpu/arm/mmp2/mfpr.fth Thu Aug 9 14:29:04 2012 (r3145) @@ -31,7 +31,11 @@ 224 w, 228 w, 22C w, 230 w, 234 w, 238 w, 23C w, 240 w, \ 144->151 248 w, 24C w, 254 w, 258 w, 14C w, 150 w, 154 w, 158 w, \ 152->159 250 w, 210 w, 20C w, 208 w, 204 w, 1EC w, 1E8 w, 1E4 w, \ 160->167 - 1E0 w, 2BC w, 2C0 w, 2C8 w, \ 168->171 + 1E0 w, \ 168 +[ifdef] mmp3 + 2BC w, 2C0 w, 2C8 w, \ 169->171 +[then] +here mfpr-offsets - /w / constant #mfprs : gpio>mfpr ( gpio# -- mfpr-pa ) mfpr-offsets swap wa+ w@ @@ -40,7 +44,7 @@ : dump-mfprs ( -- ) base @ - d# 172 0 do decimal i 3 u.r space i gpio>mfpr io@ 4 hex u.r cr loop + #mfprs 0 do decimal i 3 u.r space i gpio>mfpr io@ 4 hex u.r cr loop base ! ; @@ -115,7 +119,10 @@ d# 166 h# 1e8 +mfpr d# 167 h# 1e4 +mfpr d# 168 h# 1e0 +mfpr +[ifdef] mmp3 + d# 169 d# 170 h# 2c0 +mfpr-range \ PXA2128 only d# 171 h# 2c8 +mfpr \ PXA2128 only +[then] h# 15b h# 15c h# 140 +mfpr-range \ MFPR_PIN_TWSI1_SCL - MFPR_PIN_TWSI1_SDA h# 15d h# 15e h# 2bc +mfpr-range \ MFPR_PIN_TWSI4_SCL - MFPR_PIN_TWSI4_SDA h# 159 h# 2c4 +mfpr \ MFPR_PIN_PMIC_INT

1 0

[commit] r3144 - cpu/arm/mmp2
by repository service 09 Aug '12

09 Aug '12

Author: wmb Date: Thu Aug 9 14:28:19 2012 New Revision: 3144 URL: http://tracker.coreboot.org/trac/openfirmware/changeset/3144 Log: OLPC CL4 - added some MMP3-specific entries to the list of clock reset registers. Modified: cpu/arm/mmp2/apbc.fth cpu/arm/mmp2/pmua.fth Modified: cpu/arm/mmp2/apbc.fth ============================================================================== --- cpu/arm/mmp2/apbc.fth Thu Aug 9 14:27:13 2012 (r3143) +++ cpu/arm/mmp2/apbc.fth Thu Aug 9 14:28:19 2012 (r3144) @@ -44,6 +44,7 @@ " UART4" +string \ 32 " RIPC" +string \ 33 " THSENS1" +string \ 34 +" CORESIGHT" +string \ 35 " clock-output-names" property : +int encode-int encode+ ; @@ -85,6 +86,7 @@ h# 88 +int h# 77 +int h# 17 +int d# 26,000,000 +int \ 32 UART4 h# 8c +int h# 77 +int h# 7 +int d# 26,000,000 +int \ 33 RIPC h# 90 +int h# 77 +int h# 7 +int d# 26,000,000 +int \ 34 THSENS1 +h# 94 +int h# 7 +int h# 7 +int d# 26,000,000 +int \ 35 CORESIGHT " clock-enable-registers" property end-package Modified: cpu/arm/mmp2/pmua.fth ============================================================================== --- cpu/arm/mmp2/pmua.fth Thu Aug 9 14:27:13 2012 (r3143) +++ cpu/arm/mmp2/pmua.fth Thu Aug 9 14:28:19 2012 (r3144) @@ -38,6 +38,13 @@ " ISP" +string \ 22 " EPD" +string \ 23 " APB2" +string \ 24 +" SPMI" +string \ 25 +" EPD" +string \ 26 +" USB3SS" +string \ 27 +" SDH4" +string \ 28 +" DSA" +string \ 29 +" TPIU" +string \ 30 +" ISP" +string \ 31 " clock-output-names" property : +int encode-int encode+ ; @@ -69,6 +76,15 @@ h# 120 +int h# 3f +int h# 3f +int d# 0 +int \ 22 ISP h# 124 +int h# 1b +int h# 1b +int d# 0 +int \ 23 EPD h# 134 +int h# 12 +int h# 12 +int d# 0 +int \ 24 APB2 +[ifdef] mmp3 +h# 140 +int h# 1b +int h# 1b +int d# 0 +int \ 25 SPMI - XXX may need to set clock divisor bits +h# 144 +int h# 21b +int h# 21b +int d# 0 +int \ 26 EPD +h# 148 +int h# 9 +int h# 9 +int d# 0 +int \ 27 USB3SS +h# 15c +int h# 1b +int h# 1b +int d# 0 +int \ 28 SDH4 +h# 164 +int h# f +int h# f +int d# 0 +int \ 29 DSA xx +h# 18c +int h# 12 +int h# 12 +int d# 0 +int \ 30 TPIU +h# 224 +int h# 1b +int h# 1b +int d# 0 +int \ 31 ISP Need to do the redundancy dance +[then] " clock-enable-registers" property end-package

1 0

Jump to page:

2025

2024

2023

2022

2021

2020

2019

2018

2017

2016

2015

2014

2013

2012

2011

2010

2009

2008

openfirmware