[coreboot-gerrit] Change in coreboot[master]: mb/cavium/cn8100_sff_evb: Only expose two UARTs

[Patrick Rudolph (Code Review)]

Patrick Rudolph has uploaded this change for review. ( https://review.coreboot.org/28986


Change subject: mb/cavium/cn8100_sff_evb: Only expose two UARTs
......................................................................

mb/cavium/cn8100_sff_evb: Only expose two UARTs

Only two UARTs are connected to the FTDI UART USB chip.

Change-Id: Id5ae7266ce44c9f64c7f7aeaf23c49122041f47a
Signed-off-by: Patrick Rudolph <patrick.rudolph at 9elements.com>
---
M src/mainboard/cavium/cn8100_sff_evb/devicetree.cb
1 file changed, 2 insertions(+), 2 deletions(-)



  git pull ssh://review.coreboot.org:29418/coreboot refs/changes/86/28986/1

diff --git a/src/mainboard/cavium/cn8100_sff_evb/devicetree.cb b/src/mainboard/cavium/cn8100_sff_evb/devicetree.cb
index 3398e9a..00be155 100644
--- a/src/mainboard/cavium/cn8100_sff_evb/devicetree.cb
+++ b/src/mainboard/cavium/cn8100_sff_evb/devicetree.cb
@@ -93,11 +93,11 @@
 				end
 				chip soc/cavium/common/pci
 					register "secure" = "1"
-					device pci 08.2 on end # UUA2
+					device pci 08.2 off end # UUA2
 				end
 				chip soc/cavium/common/pci
 					register "secure" = "1"
-					device pci 08.3 on end # UUA3
+					device pci 08.3 off end # UUA3
 				end
 				chip soc/cavium/common/pci
 					register "secure" = "1"

-- 
To view, visit https://review.coreboot.org/28986
To unsubscribe, or for help writing mail filters, visit https://review.coreboot.org/settings

Gerrit-Project: coreboot
Gerrit-Branch: master
Gerrit-MessageType: newchange
Gerrit-Change-Id: Id5ae7266ce44c9f64c7f7aeaf23c49122041f47a
Gerrit-Change-Number: 28986
Gerrit-PatchSet: 1
Gerrit-Owner: Patrick Rudolph <patrick.rudolph at 9elements.com>
-------------- next part --------------
An HTML attachment was scrubbed...
URL: <http://mail.coreboot.org/pipermail/coreboot-gerrit/attachments/20181010/52dcfe56/attachment.html>