[coreboot-gerrit] Change in coreboot[master]: This fix issus(202e7d4f3c)

[Xiang Wang (Code Review)]

Xiang Wang has uploaded this change for review. ( https://review.coreboot.org/27543


Change subject: This fix issus(202e7d4f3c)
......................................................................

This fix issus(202e7d4f3c)

When I tried to compile the RISC-V code, I found some errors:
     is undefined
    src/arch/riscv/timestamp.c does not exist
Currently RISC-V does not have the implementation and use of timestamp, so I
temporarily deleted the code related to timestamp in the makefile.And defined
PRIu64.

Change-Id: I7f1a0793113bce7c1411e39f102cf20dbadda5d6
Signed-off-by: Xiang Wang <wxjstz at 126.com>
---
M src/arch/riscv/Makefile.inc
M src/arch/riscv/include/stdint.h
2 files changed, 4 insertions(+), 6 deletions(-)



  git pull ssh://review.coreboot.org:29418/coreboot refs/changes/43/27543/1

diff --git a/src/arch/riscv/Makefile.inc b/src/arch/riscv/Makefile.inc
index dab661e..e00469b 100644
--- a/src/arch/riscv/Makefile.inc
+++ b/src/arch/riscv/Makefile.inc
@@ -82,8 +82,6 @@
 	$(top)/src/lib/memmove.c \
 	$(top)/src/lib/memset.c
 
-romstage-$(CONFIG_COLLECT_TIMESTAMPS) += timestamp.c
-
 # Build the romstage
 
 $(objcbfs)/romstage.debug: $$(romstage-objs)
@@ -116,8 +114,6 @@
 
 $(eval $(call create_class_compiler,rmodules,riscv))
 
-ramstage-$(CONFIG_COLLECT_TIMESTAMPS) += timestamp.c
-
 ramstage-srcs += src/mainboard/$(MAINBOARDDIR)/mainboard.c
 
 # Build the ramstage
diff --git a/src/arch/riscv/include/stdint.h b/src/arch/riscv/include/stdint.h
index 446a136..f8d1736 100644
--- a/src/arch/riscv/include/stdint.h
+++ b/src/arch/riscv/include/stdint.h
@@ -70,7 +70,9 @@
 #define false	0
 
 /* Types for `void *' pointers.  */
-typedef s64             intptr_t;
-typedef u64		uintptr_t;
+typedef s64    intptr_t;
+typedef u64	    uintptr_t;
+
+#define PRIu64  "llu"
 
 #endif /* RISCV_STDINT_H */

-- 
To view, visit https://review.coreboot.org/27543
To unsubscribe, or for help writing mail filters, visit https://review.coreboot.org/settings

Gerrit-Project: coreboot
Gerrit-Branch: master
Gerrit-MessageType: newchange
Gerrit-Change-Id: I7f1a0793113bce7c1411e39f102cf20dbadda5d6
Gerrit-Change-Number: 27543
Gerrit-PatchSet: 1
Gerrit-Owner: Xiang Wang <wxjstz at 126.com>
-------------- next part --------------
An HTML attachment was scrubbed...
URL: <http://mail.coreboot.org/pipermail/coreboot-gerrit/attachments/20180719/49135225/attachment.html>