[coreboot] SPI controller and Lock bits
sam.kuper at uclmail.net
Fri Sep 28 04:18:14 CEST 2018
On 28/09/2018, Peter Stuge <peter at stuge.se> wrote:
> Youness Alaoui wrote:
>> avoid any malware writing to the flash
> Just disallow flash writes by the platform. Allow flash writes only
> by dedicated hardware (maybe ChromeEC?) which implements a simple and
> efficient security protocol.
Relevant URL: https://www.chromium.org/chromium-os/ec-development#TOC-Write-Protect
> Looking for a software solution is IMO like Intel trying to secure SMM.
More information about the coreboot