[coreboot-gerrit] Change in coreboot[master]: amd/stoneyridge: Make gnvs ASL whitespace consistent

[Marshall Dawson (Code Review)]

Marshall Dawson has uploaded this change for review. ( https://review.coreboot.org/28764


Change subject: amd/stoneyridge: Make gnvs ASL whitespace consistent
......................................................................

amd/stoneyridge: Make gnvs ASL whitespace consistent

The globalnvs.asl file had become mixed with tabs and spaces to align
columns.  Use all tabs to align the comments.

BUG=b:BUG=b:77602074

Change-Id: Ife4cf86372a8e24e78b38cca0254dd9fa00dd6b0
Signed-off-by: Marshall Dawson <marshalldawson3rd at gmail.com>
---
M src/soc/amd/stoneyridge/acpi/globalnvs.asl
1 file changed, 13 insertions(+), 13 deletions(-)



  git pull ssh://review.coreboot.org:29418/coreboot refs/changes/64/28764/1

diff --git a/src/soc/amd/stoneyridge/acpi/globalnvs.asl b/src/soc/amd/stoneyridge/acpi/globalnvs.asl
index 7e696aa..ba50e38 100644
--- a/src/soc/amd/stoneyridge/acpi/globalnvs.asl
+++ b/src/soc/amd/stoneyridge/acpi/globalnvs.asl
@@ -28,19 +28,19 @@
 {
 	/* Miscellaneous */
 	Offset (0x00),
-	PCNT,	8,      // 0x00 - Processor Count
-	PPCM,	8,      // 0x01 - Max PPC State
-	LIDS,	8,      // 0x02 - LID State
-	PWRS,	8,      // 0x03 - AC Power State
-	DPTE,	8,      // 0x04 - Enable DPTF
-	CBMC,	32,     // 0x05 - 0x08 - coreboot Memory Console
-	PM1I,	64,     // 0x09 - 0x10 - System Wake Source - PM1 Index
-	GPEI,	64,     // 0x11 - 0x18 - GPE Wake Source
-	NHLA,	64,     // 0x19 - 0x20 - NHLT Address
-	NHLL,	32,     // 0x21 - 0x24 - NHLT Length
-	PRT0,	32,     // 0x25 - 0x28 - PERST_0 Address
-	SCDP,	8,      // 0x29 - SD_CD GPIO portid
-	SCDO,	8,      // 0x2A - GPIO pad offset relative to the community
+	PCNT,	8,	// 0x00 - Processor Count
+	PPCM,	8,	// 0x01 - Max PPC State
+	LIDS,	8,	// 0x02 - LID State
+	PWRS,	8,	// 0x03 - AC Power State
+	DPTE,	8,	// 0x04 - Enable DPTF
+	CBMC,	32,	// 0x05 - 0x08 - coreboot Memory Console
+	PM1I,	64,	// 0x09 - 0x10 - System Wake Source - PM1 Index
+	GPEI,	64,	// 0x11 - 0x18 - GPE Wake Source
+	NHLA,	64,	// 0x19 - 0x20 - NHLT Address
+	NHLL,	32,	// 0x21 - 0x24 - NHLT Length
+	PRT0,	32,	// 0x25 - 0x28 - PERST_0 Address
+	SCDP,	8,	// 0x29 - SD_CD GPIO portid
+	SCDO,	8,	// 0x2A - GPIO pad offset relative to the community
 	TMPS,	8,	// 0x2B - Temperature Sensor ID
 	TLVL,	8,	// 0x2C - Throttle Level Limit
 	FLVL,	8,	// 0x2D - Current FAN Level

-- 
To view, visit https://review.coreboot.org/28764
To unsubscribe, or for help writing mail filters, visit https://review.coreboot.org/settings

Gerrit-Project: coreboot
Gerrit-Branch: master
Gerrit-MessageType: newchange
Gerrit-Change-Id: Ife4cf86372a8e24e78b38cca0254dd9fa00dd6b0
Gerrit-Change-Number: 28764
Gerrit-PatchSet: 1
Gerrit-Owner: Marshall Dawson <marshalldawson3rd at gmail.com>
-------------- next part --------------
An HTML attachment was scrubbed...
URL: <http://mail.coreboot.org/pipermail/coreboot-gerrit/attachments/20180927/bd921791/attachment-0001.html>