[coreboot-gerrit] Change in coreboot[master]: sb/amd/amd8132: Get rid of device_t

[Elyes HAOUAS (Code Review)]

Elyes HAOUAS has uploaded this change for review. ( https://review.coreboot.org/26411


Change subject: sb/amd/amd8132: Get rid of device_t
......................................................................

sb/amd/amd8132: Get rid of device_t

Use of device_t has been abandoned in ramstage.

Change-Id: Ia4be6e9b81fe4627d84c9ed7589a3e6ef2bcede2
Signed-off-by: Elyes HAOUAS <ehaouas at noos.fr>
---
M src/southbridge/amd/amd8132/bridge.c
1 file changed, 8 insertions(+), 8 deletions(-)



  git pull ssh://review.coreboot.org:29418/coreboot refs/changes/11/26411/1

diff --git a/src/southbridge/amd/amd8132/bridge.c b/src/southbridge/amd/amd8132/bridge.c
index b546ef3..52306ab 100644
--- a/src/southbridge/amd/amd8132/bridge.c
+++ b/src/southbridge/amd/amd8132/bridge.c
@@ -29,9 +29,9 @@
 #define NPUMB 0xD8	/* Non prefetchable upper memory base */
 
 static void amd8132_walk_children(struct bus *bus,
-	void (*visit)(device_t dev, void *ptr), void *ptr)
+	void (*visit)(struct device *dev, void *ptr), void *ptr)
 {
-	device_t child;
+	struct device *child;
 	for (child = bus->children; child; child = child->sibling) {
 		if (child->path.type != DEVICE_PATH_PCI) {
 			continue;
@@ -50,7 +50,7 @@
 	int max_func;
 };
 
-static void amd8132_count_dev(device_t dev, void *ptr)
+static void amd8132_count_dev(struct device *dev, void *ptr)
 {
 	struct amd8132_bus_info *info = ptr;
 	/* Don't count pci bridges */
@@ -63,7 +63,7 @@
 }
 
 
-static void amd8132_pcix_tune_dev(device_t dev, void *ptr)
+static void amd8132_pcix_tune_dev(struct device *dev, void *ptr)
 {
 	struct amd8132_bus_info *info = ptr;
 	unsigned cap;
@@ -189,13 +189,13 @@
 	amd8132_walk_children(bus, amd8132_pcix_tune_dev, &info);
 }
 
-static void amd8132_scan_bridge(device_t dev)
+static void amd8132_scan_bridge(struct device *dev)
 {
 	do_pci_scan_bridge(dev, amd8132_scan_bus);
 }
 
 
-static void amd8132_pcix_init(device_t dev)
+static void amd8132_pcix_init(struct device *dev)
 {
 	uint32_t dword;
 	uint8_t byte;
@@ -354,7 +354,7 @@
 	.device = 0x7458,
 };
 
-static void ioapic_enable(device_t dev)
+static void ioapic_enable(struct device *dev)
 {
 	uint32_t value;
 
@@ -366,7 +366,7 @@
 	}
 	pci_write_config32(dev, 0x44, value);
 }
-static void amd8132_ioapic_init(device_t dev)
+static void amd8132_ioapic_init(struct device *dev)
 {
 	uint32_t dword;
 	unsigned chip_rev;

-- 
To view, visit https://review.coreboot.org/26411
To unsubscribe, or for help writing mail filters, visit https://review.coreboot.org/settings

Gerrit-Project: coreboot
Gerrit-Branch: master
Gerrit-MessageType: newchange
Gerrit-Change-Id: Ia4be6e9b81fe4627d84c9ed7589a3e6ef2bcede2
Gerrit-Change-Number: 26411
Gerrit-PatchSet: 1
Gerrit-Owner: Elyes HAOUAS <ehaouas at noos.fr>
-------------- next part --------------
An HTML attachment was scrubbed...
URL: <http://mail.coreboot.org/pipermail/coreboot-gerrit/attachments/20180519/69d25173/attachment-0001.html>