[coreboot-gerrit] Change in coreboot[master]: soc/intel/broadwell: Add option to disable PCIe AER capability

Matt DeVillier (Code Review) gerrit at coreboot.org
Wed Mar 28 20:39:51 CEST 2018


Matt DeVillier has posted comments on this change. ( https://review.coreboot.org/25326 )

Change subject: soc/intel/broadwell: Add option to disable PCIe AER capability
......................................................................


Patch Set 1: Code-Review+1


-- 
To view, visit https://review.coreboot.org/25326
To unsubscribe, or for help writing mail filters, visit https://review.coreboot.org/settings

Gerrit-Project: coreboot
Gerrit-Branch: master
Gerrit-MessageType: comment
Gerrit-Change-Id: If2e0ec42c93f1fee927eacdf0099004cf9302fbe
Gerrit-Change-Number: 25326
Gerrit-PatchSet: 1
Gerrit-Owner: Matt DeVillier <matt.devillier at gmail.com>
Gerrit-Reviewer: Matt DeVillier <matt.devillier at gmail.com>
Gerrit-Reviewer: build bot (Jenkins) <no-reply at coreboot.org>
Gerrit-Comment-Date: Wed, 28 Mar 2018 18:39:51 +0000
Gerrit-HasComments: No
Gerrit-HasLabels: Yes
-------------- next part --------------
An HTML attachment was scrubbed...
URL: <http://mail.coreboot.org/pipermail/coreboot-gerrit/attachments/20180328/682d26e0/attachment.html>


More information about the coreboot-gerrit mailing list