[coreboot-gerrit] Change in coreboot[master]: soc/intel/broadwell: Add option to disable PCIe AER capability
build bot (Jenkins) (Code Review)
gerrit at coreboot.org
Thu Mar 22 22:28:58 CET 2018
build bot (Jenkins) has posted comments on this change. ( https://review.coreboot.org/25326 )
Change subject: soc/intel/broadwell: Add option to disable PCIe AER capability
......................................................................
Patch Set 1: Verified+1
Build Successful
https://qa.coreboot.org/job/coreboot-checkpatch/23306/ : SUCCESS
https://qa.coreboot.org/job/coreboot-gerrit/68941/ : SUCCESS
--
To view, visit https://review.coreboot.org/25326
To unsubscribe, or for help writing mail filters, visit https://review.coreboot.org/settings
Gerrit-Project: coreboot
Gerrit-Branch: master
Gerrit-MessageType: comment
Gerrit-Change-Id: If2e0ec42c93f1fee927eacdf0099004cf9302fbe
Gerrit-Change-Number: 25326
Gerrit-PatchSet: 1
Gerrit-Owner: Matt DeVillier <matt.devillier at gmail.com>
Gerrit-Reviewer: build bot (Jenkins) <no-reply at coreboot.org>
Gerrit-Comment-Date: Thu, 22 Mar 2018 21:28:58 +0000
Gerrit-HasComments: No
Gerrit-HasLabels: Yes
-------------- next part --------------
An HTML attachment was scrubbed...
URL: <http://mail.coreboot.org/pipermail/coreboot-gerrit/attachments/20180322/df81a1dc/attachment.html>
More information about the coreboot-gerrit
mailing list