[coreboot-gerrit] Change in coreboot[master]: mb/siemens: Get rid of whitespace before tab

[Patrick Georgi (Code Review)]

Patrick Georgi has submitted this change and it was merged. ( https://review.coreboot.org/26636 )

Change subject: mb/siemens: Get rid of whitespace before tab
......................................................................

mb/siemens: Get rid of whitespace before tab

Change-Id: Ic334f65e5c27d4f773f81fc1c9e3df7d63d47a11
Signed-off-by: Elyes HAOUAS <ehaouas at noos.fr>
Reviewed-on: https://review.coreboot.org/26636
Tested-by: build bot (Jenkins) <no-reply at coreboot.org>
Reviewed-by: Patrick Georgi <pgeorgi at google.com>
---
M src/mainboard/siemens/mc_tcu3/devicetree.cb
M src/mainboard/siemens/mc_tcu3/gpio.c
M src/mainboard/siemens/mc_tcu3/irqroute.h
3 files changed, 10 insertions(+), 10 deletions(-)

Approvals:
  build bot (Jenkins): Verified
  Patrick Georgi: Looks good to me, approved



diff --git a/src/mainboard/siemens/mc_tcu3/devicetree.cb b/src/mainboard/siemens/mc_tcu3/devicetree.cb
index 2a8183d..433eebe 100644
--- a/src/mainboard/siemens/mc_tcu3/devicetree.cb
+++ b/src/mainboard/siemens/mc_tcu3/devicetree.cb
@@ -59,7 +59,7 @@
 		device pci 18.7 on end	# 8086 0F47 -   I2C Port 7
 		device pci 1a.0 on end	# 8086 0F18 - Trusted Execution Engine
 		device pci 1b.0 on end	# 8086 0F04 - HD Audio
-		device pci 1c.0 on 	# 8086 0F48 - PCIe Root Port 1 (x4 slot)
+		device pci 1c.0 on	# 8086 0F48 - PCIe Root Port 1 (x4 slot)
 			device pci 0.0 on end	# 8086 1538 - Intel i210 MACPHY
 		end
 		device pci 1c.1 on end	# 8086 0F4A - PCIe Root Port 2 (half mini pcie slot)
diff --git a/src/mainboard/siemens/mc_tcu3/gpio.c b/src/mainboard/siemens/mc_tcu3/gpio.c
index c803998..23c6f96 100644
--- a/src/mainboard/siemens/mc_tcu3/gpio.c
+++ b/src/mainboard/siemens/mc_tcu3/gpio.c
@@ -160,14 +160,14 @@
 /* SSUS GPIOs (GPIO_S5) */
 static const struct soc_gpio_map gpssus_gpio_map[] = {
 	GPIO_INPUT_PD_10K,	/* GPIO_S5[00]		RESERVED									 */
-	GPIO_INPUT_PD_10K,	/* GPIO_S5[01]		RESERVED		RESERVED	RESERVED	PMC_WAKE_PCIE[1]# 	 */
+	GPIO_INPUT_PD_10K,	/* GPIO_S5[01]		RESERVED		RESERVED	RESERVED	PMC_WAKE_PCIE[1]#	 */
 	GPIO_INPUT_PD_10K,	/* GPIO_S5[02]		RESERVED		RESERVED	RESERVED	PMC_WAKE_PCIE[2]#	 */
 	GPIO_INPUT_PD_10K,	/* GPIO_S5[03]		RESERVED		RESERVED	RESERVED	PMC_WAKE_PCIE[3]#	 */
 	GPIO_INPUT_PD_10K,	/* GPIO_S5[04]		RESERVED		RESERVED	RESERVED	RESERVED		 */
 	GPIO_INPUT_PD_10K,	/* GPIO_S5[05]		PMC_SUSCLK[1]		RESERVED	RESERVED	RESERVED		 */
 	GPIO_INPUT_PD_10K,	/* GPIO_S5[06]		PMC_SUSCLK[2]		RESERVED	RESERVED	RESERVED		 */
 	GPIO_INPUT_PD_10K,	/* GPIO_S5[07]		PMC_SUSCLK[3]		RESERVED	RESERVED	RESERVED		 */
-	GPIO_INPUT_PU_10K,	/* GPIO_S5[08]		RESERVED		RESERVED	RESERVED	RESERVED 		 */
+	GPIO_INPUT_PU_10K,	/* GPIO_S5[08]		RESERVED		RESERVED	RESERVED	RESERVED		 */
 	GPIO_INPUT_PU_10K,	/* GPIO_S5[09]		RESERVED		RESERVED	ESERVED		RESERVED		 */
 	GPIO_OUT_HIGH,		/* GPIO_S5[10]		RESERVED		RESERVED	RESERVED				 */
 	GPIO_DEFAULT,		/* PMC_SUSPWRDNACK	GPIO_S5[11]			-				-		 */
diff --git a/src/mainboard/siemens/mc_tcu3/irqroute.h b/src/mainboard/siemens/mc_tcu3/irqroute.h
index a24be3e..41b990b 100644
--- a/src/mainboard/siemens/mc_tcu3/irqroute.h
+++ b/src/mainboard/siemens/mc_tcu3/irqroute.h
@@ -20,14 +20,14 @@
 #include <soc/intel/fsp_baytrail/include/soc/pci_devs.h>
 
 /*
- *IR02h GFX      INT(A) 	- PIRQ A
+ *IR02h GFX      INT(A)	- PIRQ A
  *IR10h EMMC     INT(ABCD)	- PIRQ DEFG
- *IR11h SDIO     INT(A) 	- PIRQ B
- *IR12h SD       INT(A) 	- PIRQ C
- *IR13h SATA     INT(A) 	- PIRQ D
- *IR14h XHCI     INT(A) 	- PIRQ E
- *IR15h LP Audio INT(A) 	- PIRQ F
- *IR17h MMC      INT(A) 	- PIRQ F
+ *IR11h SDIO     INT(A)	- PIRQ B
+ *IR12h SD       INT(A)	- PIRQ C
+ *IR13h SATA     INT(A)	- PIRQ D
+ *IR14h XHCI     INT(A)	- PIRQ E
+ *IR15h LP Audio INT(A)	- PIRQ F
+ *IR17h MMC      INT(A)	- PIRQ F
  *IR18h SIO      INT(ABCD)	- PIRQ BADC
  *IR1Ah TXE      INT(A)		- PIRQ F
  *IR1Bh HD Audio INT(A)		- PIRQ G

-- 
To view, visit https://review.coreboot.org/26636
To unsubscribe, or for help writing mail filters, visit https://review.coreboot.org/settings

Gerrit-Project: coreboot
Gerrit-Branch: master
Gerrit-MessageType: merged
Gerrit-Change-Id: Ic334f65e5c27d4f773f81fc1c9e3df7d63d47a11
Gerrit-Change-Number: 26636
Gerrit-PatchSet: 3
Gerrit-Owner: Elyes HAOUAS <ehaouas at noos.fr>
Gerrit-Reviewer: Patrick Georgi <pgeorgi at google.com>
Gerrit-Reviewer: build bot (Jenkins) <no-reply at coreboot.org>
-------------- next part --------------
An HTML attachment was scrubbed...
URL: <http://mail.coreboot.org/pipermail/coreboot-gerrit/attachments/20180604/dbcc5b8a/attachment.html>