[coreboot-gerrit] Change in ...coreboot[master]: Documentation/../../kblrvp11: Add RVP11 documentation

Patrick Georgi (Code Review) gerrit at coreboot.org
Wed Dec 19 06:51:21 CET 2018


Patrick Georgi has submitted this change and it was merged. ( https://review.coreboot.org/c/coreboot/+/29859 )

Change subject: Documentation/../../kblrvp11: Add RVP11 documentation
......................................................................

Documentation/../../kblrvp11: Add RVP11 documentation

Signed-off-by: Praveen hodagatta pranesh <praveenx.hodagatta.pranesh at intel.com>
Change-Id: I01509c2fa2c127b77ae72b8b0aaac0f826b0bedd
Reviewed-on: https://review.coreboot.org/c/29859
Tested-by: build bot (Jenkins) <no-reply at coreboot.org>
Reviewed-by: Patrick Rudolph <siro at das-labor.org>
Reviewed-by: Boon Tiong Teo <boon.tiong.teo at intel.com>
---
M Documentation/mainboard/index.md
A Documentation/mainboard/intel/kblrvp11.md
2 files changed, 80 insertions(+), 0 deletions(-)

Approvals:
  build bot (Jenkins): Verified
  Patrick Rudolph: Looks good to me, approved
  Boon Tiong Teo: Looks good to me, but someone else must approve



diff --git a/Documentation/mainboard/index.md b/Documentation/mainboard/index.md
index 356f203..f97e178 100644
--- a/Documentation/mainboard/index.md
+++ b/Documentation/mainboard/index.md
@@ -24,6 +24,7 @@
 
 - [DG43GT](intel/dg43gt.md)
 - [IceLake RVP](intel/icelake_rvp.md)
+- [KBLRVP11](intel/kblrvp11.md)
 
 ## Foxconn
 
diff --git a/Documentation/mainboard/intel/kblrvp11.md b/Documentation/mainboard/intel/kblrvp11.md
new file mode 100644
index 0000000..5b0496d
--- /dev/null
+++ b/Documentation/mainboard/intel/kblrvp11.md
@@ -0,0 +1,79 @@
+# Intel Kaby lake RVP11
+
+## Specs
+
+* 1 SATA cable connect
+* 1 SATAe direct
+* 2 USB2.0 connector
+* 4 USB3.0 connector
+* 1 Gigabit Ethernet
+* 1 x4 PCIe slot
+* 1 x1 PCIe slot
+* 1 X16 PEG slot
+* UART debug DB9 connector
+* 4 DIMMS with DDR4 memory
+* SPI flash
+* Audio Jack
+* PS2 Keyboard and Mouse
+* Display: HDMI, DP, VGA
+
+## Target Audience
+
+* OEMs, internal only
+
+## Flashing coreboot
+
+```eval_rst
++---------------------+------------+
+| Type                | Value      |
++=====================+============+
+| Socketed flash      | no         |
++---------------------+------------+
+| Vendor              | Winbond    |
++---------------------+------------+
+| Model               | W25Q128FV  |
++---------------------+------------+
+| Size                | 16 MiB     |
++---------------------+------------+
+| Package             | SOIC-8     |
++---------------------+------------+
+| Write protection    | No         |
++---------------------+------------+
+| Dual BIOS feature   | No         |
++---------------------+------------+
+```
+
+### Instruction to flash coreboot to SPI
+
+### Internal programming
+
+The SPI flash can be accessed internally using [flashrom].
+The following command is used to flash BIOS region.
+
+```bash
+$ flashrom -p internal --ifd -i bios -w coreboot.rom --noverify-all
+```
+
+### External programming
+
+1. Dediprog SF600 with adapter B is used.
+2. Make sure power supply is disconnected from board.
+3. Connect Dediprog SF600 to header at J7H1.
+4. Ensure that "currently working on" is in "application memory chip 1"
+5. Go to "file" and select the .rom file (16 MB) to program chip1.
+6. Execute the batch operation to erase and program the chip.
+
+## Technology
+
+```eval_rst
++------------------+---------------------------------------------------+
+| CPU              | Kaby lake H (i7-7820EQ)                          |
++------------------+---------------------------------------------------+
+| PCH              | Skylake PCH-H (called SPT-H)                      |
++------------------+---------------------------------------------------+
+| Coprocessor      | Intel ME                                          |
++------------------+---------------------------------------------------+
+```
+
+[W25Q128FV]: https://www.winbond.com/resource-files/w25q128fv%20rev.m%2005132016%20kms.pdf
+[flashrom]: https://flashrom.org/Flashrom

-- 
To view, visit https://review.coreboot.org/c/coreboot/+/29859
To unsubscribe, or for help writing mail filters, visit https://review.coreboot.org/settings

Gerrit-Project: coreboot
Gerrit-Branch: master
Gerrit-Change-Id: I01509c2fa2c127b77ae72b8b0aaac0f826b0bedd
Gerrit-Change-Number: 29859
Gerrit-PatchSet: 4
Gerrit-Owner: PraveenX Hodagatta Pranesh <praveenx.hodagatta.pranesh at intel.com>
Gerrit-Reviewer: Boon Tiong Teo <boon.tiong.teo at intel.com>
Gerrit-Reviewer: Patrick Georgi <pgeorgi at google.com>
Gerrit-Reviewer: Patrick Rudolph <siro at das-labor.org>
Gerrit-Reviewer: PraveenX Hodagatta Pranesh <praveenx.hodagatta.pranesh at intel.com>
Gerrit-Reviewer: Subrata Banik <subrata.banik at intel.com>
Gerrit-Reviewer: Teo Boon Tiong <boon.tiong.teo at intel.com>
Gerrit-Reviewer: build bot (Jenkins) <no-reply at coreboot.org>
Gerrit-MessageType: merged
-------------- next part --------------
An HTML attachment was scrubbed...
URL: <http://mail.coreboot.org/pipermail/coreboot-gerrit/attachments/20181219/f58d9a31/attachment.html>


More information about the coreboot-gerrit mailing list