[coreboot-gerrit] Change in coreboot[master]: mainboard/{google/intel}: Set FspSkipMpInit=0 to run CPU programming ...
Subrata Banik (Code Review)
gerrit at coreboot.org
Mon Apr 30 12:05:32 CEST 2018
Subrata Banik has uploaded a new patch set (#3). ( https://review.coreboot.org/25923 )
Change subject: mainboard/{google/intel}: Set FspSkipMpInit=0 to run CPU programming on APs
......................................................................
mainboard/{google/intel}: Set FspSkipMpInit=0 to run CPU programming on APs
This patch ensures that FSP can make use of PPI infrastructure in order
to run closed source CPU feature programming over APs during FSP-Silicon
initialization.
BRANCH=none
BUG=b:74436746
TEST=Verify CPU feature programming is using coreboot APIs.
Change-Id: I5f3144213127cc3eded93445083f6eab7dc75297
Signed-off-by: Subrata Banik <subrata.banik at intel.com>
---
M src/mainboard/google/zoombini/variants/baseboard/devicetree.cb
M src/mainboard/google/zoombini/variants/meowth/devicetree.cb
M src/mainboard/intel/cannonlake_rvp/variants/cnl_u/devicetree.cb
M src/mainboard/intel/cannonlake_rvp/variants/cnl_y/devicetree.cb
4 files changed, 4 insertions(+), 4 deletions(-)
git pull ssh://review.coreboot.org:29418/coreboot refs/changes/23/25923/3
--
To view, visit https://review.coreboot.org/25923
To unsubscribe, or for help writing mail filters, visit https://review.coreboot.org/settings
Gerrit-Project: coreboot
Gerrit-Branch: master
Gerrit-MessageType: newpatchset
Gerrit-Change-Id: I5f3144213127cc3eded93445083f6eab7dc75297
Gerrit-Change-Number: 25923
Gerrit-PatchSet: 3
Gerrit-Owner: Subrata Banik <subrata.banik at intel.com>
-------------- next part --------------
An HTML attachment was scrubbed...
URL: <http://mail.coreboot.org/pipermail/coreboot-gerrit/attachments/20180430/66e88bbb/attachment.html>
More information about the coreboot-gerrit
mailing list