[coreboot-gerrit] Change in coreboot[master]: soc/intel/skylake: pass SataSpeedLimit param to FSP2

Youness Alaoui (Code Review) gerrit at coreboot.org
Mon Oct 16 19:23:40 CEST 2017


Youness Alaoui has posted comments on this change. ( https://review.coreboot.org/22045 )

Change subject: soc/intel/skylake: pass SataSpeedLimit param to FSP2
......................................................................


Patch Set 1: Code-Review+2


-- 
To view, visit https://review.coreboot.org/22045
To unsubscribe, visit https://review.coreboot.org/settings

Gerrit-Project: coreboot
Gerrit-Branch: master
Gerrit-MessageType: comment
Gerrit-Change-Id: I7fcef36ec8662e18834394b72427a0633c6b7e92
Gerrit-Change-Number: 22045
Gerrit-PatchSet: 1
Gerrit-Owner: Youness Alaoui <snifikino at gmail.com>
Gerrit-Reviewer: Matt DeVillier <matt.devillier at gmail.com>
Gerrit-Reviewer: Youness Alaoui <snifikino at gmail.com>
Gerrit-Comment-Date: Mon, 16 Oct 2017 17:23:40 +0000
Gerrit-HasComments: No
-------------- next part --------------
An HTML attachment was scrubbed...
URL: <http://mail.coreboot.org/pipermail/coreboot-gerrit/attachments/20171016/a7425e2d/attachment.html>


More information about the coreboot-gerrit mailing list