[coreboot-gerrit] Change in coreboot[master]: mb/google/poppy: enable AER for PCIe root ports

[Kane Chen (Code Review)]

Kane Chen has uploaded this change for review. ( https://review.coreboot.org/21946


Change subject: mb/google/poppy: enable AER for PCIe root ports
......................................................................

mb/google/poppy: enable AER for PCIe root ports

Enable PCIe Advanced Error Reporting for PCIe
root port 2, 3, 4 ,8.

BUG=b:64798078
TEST="lspci" shows that AER is enabled in the capabilities list.

Change-Id: I6438250d674e7d06cdecd8f25fadebca1973721e
Signed-off-by: Kane Chen <kane.chen at intel.com>
---
M src/mainboard/google/fizz/devicetree.cb
1 file changed, 16 insertions(+), 0 deletions(-)



  git pull ssh://review.coreboot.org:29418/coreboot refs/changes/46/21946/1

diff --git a/src/mainboard/google/fizz/devicetree.cb b/src/mainboard/google/fizz/devicetree.cb
index 3989ec4..a6280f6 100644
--- a/src/mainboard/google/fizz/devicetree.cb
+++ b/src/mainboard/google/fizz/devicetree.cb
@@ -166,6 +166,10 @@
 	register "PcieRpClkReqSupport[2]" = "1"
 	# RP 3 uses SRCCLKREQ0#
 	register "PcieRpClkReqNumber[2]" = "0"
+	# RP 3, Enable Advanced Error Reporting
+	register "PcieRpAdvancedErrorReporting[2]" = "1"
+	# RP 3, Enable Latency Tolerance Reporting Mechanism
+	register "PcieRpLtrEnable[2]" = "1"
 
 	# Enable Root port 4(x1) for WLAN.
 	register "PcieRpEnable[3]" = "1"
@@ -173,6 +177,10 @@
 	register "PcieRpClkReqSupport[3]" = "1"
 	# RP 4 uses SRCCLKREQ5#
 	register "PcieRpClkReqNumber[3]" = "5"
+	# RP 4, Enable Advanced Error Reporting
+	register "PcieRpAdvancedErrorReporting[3]" = "1"
+	# RP 4, Enable Latency Tolerance Reporting Mechanism
+	register "PcieRpLtrEnable[3]" = "1"
 
 	# Enable Root port 5(x4) for NVMe.
 	register "PcieRpEnable[4]" = "1"
@@ -180,6 +188,10 @@
 	register "PcieRpClkReqSupport[4]" = "1"
 	# RP 5 uses SRCCLKREQ1#
 	register "PcieRpClkReqNumber[4]" = "1"
+	# RP 5, Enable Advanced Error Reporting
+	register "PcieRpAdvancedErrorReporting[4]" = "1"
+	# RP 5, Enable Latency Tolerance Reporting Mechanism
+	register "PcieRpLtrEnable[4]" = "1"
 
 	# Enable Root port 9 for BtoB.
 	register "PcieRpEnable[8]" = "1"
@@ -187,6 +199,10 @@
 	register "PcieRpClkReqSupport[8]" = "1"
 	# RP 9 uses SRCCLKREQ2#
 	register "PcieRpClkReqNumber[8]" = "2"
+	# RP 9, Enable Advanced Error Reporting
+	register "PcieRpAdvancedErrorReporting[8]" = "1"
+	# RP 9, Enable Latency Tolerance Reporting Mechanism
+	register "PcieRpLtrEnable[8]" = "1"
 
 	register "usb2_ports[0]" = "USB2_PORT_LONG(OC0)"	# Type-C
 	register "usb2_ports[1]" = "USB2_PORT_MID(OC3)"		# Type-A Rear

-- 
To view, visit https://review.coreboot.org/21946
To unsubscribe, visit https://review.coreboot.org/settings

Gerrit-Project: coreboot
Gerrit-Branch: master
Gerrit-MessageType: newchange
Gerrit-Change-Id: I6438250d674e7d06cdecd8f25fadebca1973721e
Gerrit-Change-Number: 21946
Gerrit-PatchSet: 1
Gerrit-Owner: Kane Chen <kane.chen at intel.com>
-------------- next part --------------
An HTML attachment was scrubbed...
URL: <http://mail.coreboot.org/pipermail/coreboot-gerrit/attachments/20171011/c29e02e6/attachment.html>