[coreboot-gerrit] Change in coreboot[master]: soc/intel/common: Add PCI configuration code for UART

build bot (Jenkins) (Code Review) gerrit at coreboot.org
Tue May 2 12:43:46 CEST 2017


build bot (Jenkins) has posted comments on this change. ( https://review.coreboot.org/19490 )

Change subject: soc/intel/common: Add PCI configuration code for UART
......................................................................


Patch Set 2: Verified-1

Build Failed 

https://qa.coreboot.org/job/coreboot-gerrit/53072/ : ABORTED

https://qa.coreboot.org/job/coreboot-checkpatch/8908/ : SUCCESS

-- 
To view, visit https://review.coreboot.org/19490
To unsubscribe, visit https://review.coreboot.org/settings

Gerrit-MessageType: comment
Gerrit-Change-Id: Ibce5623ffb879f2427b759106d1f350601837e4b
Gerrit-PatchSet: 2
Gerrit-Project: coreboot
Gerrit-Branch: master
Gerrit-Owner: Aamir Bohra <aamir.bohra at intel.com>
Gerrit-Reviewer: Aaron Durbin <adurbin at chromium.org>
Gerrit-Reviewer: Barnali Sarkar <barnali.sarkar at intel.com>
Gerrit-Reviewer: Hannah Williams <hannah.williams at intel.com>
Gerrit-Reviewer: Paul Menzel <paulepanter at users.sourceforge.net>
Gerrit-Reviewer: Rizwan Qureshi <rizwan.qureshi at intel.com>
Gerrit-Reviewer: Subrata Banik <subrata.banik at intel.com>
Gerrit-Reviewer: build bot (Jenkins)
Gerrit-HasComments: No



More information about the coreboot-gerrit mailing list