[coreboot-gerrit] New patch to review for coreboot: google/eve: Set touchscreen I2C bus speed to 1MHz

Duncan Laurie (dlaurie@chromium.org) gerrit at coreboot.org
Sat Feb 18 03:18:41 CET 2017


Duncan Laurie (dlaurie at chromium.org) just uploaded a new patch set to gerrit, which you can find at https://review.coreboot.org/18397

-gerrit

commit bb6336d55e5d2eb5df430b95719d3c5645b4322d
Author: Duncan Laurie <dlaurie at chromium.org>
Date:   Fri Feb 17 17:27:51 2017 -0800

    google/eve: Set touchscreen I2C bus speed to 1MHz
    
    Enable Fast-Plus speed for the touchscreen device so it can
    be used at 1MHz instead of 400KHz.
    
    BUG=chrome-os-partner:61277
    TEST=manual testing on Eve P1, needs backported kernel patches
    to actually make use of any I2C speed other than 400KHz
    
    Change-Id: I3f44ff4a02a02a7b05e69ad54d4c6d60e5878393
    Signed-off-by: Duncan Laurie <dlaurie at chromium.org>
---
 src/mainboard/google/eve/devicetree.cb | 1 +
 1 file changed, 1 insertion(+)

diff --git a/src/mainboard/google/eve/devicetree.cb b/src/mainboard/google/eve/devicetree.cb
index c600b5f..dca48a3 100644
--- a/src/mainboard/google/eve/devicetree.cb
+++ b/src/mainboard/google/eve/devicetree.cb
@@ -210,6 +210,7 @@ chip soc/intel/skylake
 				register "generic.cid" = "PNP0C50_CID"
 				register "generic.desc" = "WCOM_DT_DESC"
 				register "generic.irq" = "IRQ_LEVEL_LOW(GPP_E7_IRQ)"
+				register "generic.speed" = "I2C_SPEED_FAST_PLUS"
 				register "hid_desc_reg_offset" = "0x1"
 				device i2c 0a on end
 			end



More information about the coreboot-gerrit mailing list