[coreboot-gerrit] Change in coreboot[master]: rockchip: gpio: add gpio_input_irq & gpio_irq_status
Patrick Georgi (Code Review)
gerrit at coreboot.org
Fri Apr 28 06:49:04 CEST 2017
Patrick Georgi has submitted this change and it was merged. ( https://review.coreboot.org/19433 )
Change subject: rockchip: gpio: add gpio_input_irq & gpio_irq_status
......................................................................
rockchip: gpio: add gpio_input_irq & gpio_irq_status
BUG=b:35647967
TEST=boot from bob
Change-Id: I5de902ab26fe768b641f69d85a5294baf6d916e3
Signed-off-by: Patrick Georgi <pgeorgi at chromium.org>
Original-Commit-Id: 223257d486b026c06a1f3a7a830b829efb9932dc
Original-Change-Id: I055ad5f59285cee3110d1e7cb1a53a60144712e4
Original-Signed-off-by: Jeffy Chen <jeffy.chen at rock-chips.com>
Original-Reviewed-on: https://chromium-review.googlesource.com/452285
Original-Commit-Ready: Caesar Wang <wxt at rock-chips.com>
Original-Tested-by: Caesar Wang <wxt at rock-chips.com>
Original-Reviewed-by: Julius Werner <jwerner at chromium.org>
Reviewed-on: https://review.coreboot.org/19433
Tested-by: build bot (Jenkins)
Reviewed-by: Stefan Reinauer <stefan.reinauer at coreboot.org>
---
M src/soc/rockchip/common/gpio.c
M src/soc/rockchip/common/include/soc/gpio.h
2 files changed, 56 insertions(+), 0 deletions(-)
Approvals:
Stefan Reinauer: Looks good to me, approved
build bot (Jenkins): Verified
diff --git a/src/soc/rockchip/common/gpio.c b/src/soc/rockchip/common/gpio.c
index 1ff0bc9..0c19f51 100644
--- a/src/soc/rockchip/common/gpio.c
+++ b/src/soc/rockchip/common/gpio.c
@@ -56,6 +56,49 @@
gpio_set_dir(gpio, GPIO_INPUT);
}
+void gpio_input_irq(gpio_t gpio, enum gpio_irq_type type)
+{
+ uint32_t int_polarity, inttype_level;
+ uint32_t mask = BIT(gpio.num);
+
+ gpio_input(gpio);
+
+ int_polarity = inttype_level = 0;
+ switch (type) {
+ case IRQ_TYPE_EDGE_RISING:
+ int_polarity = mask;
+ inttype_level = mask;
+ break;
+ case IRQ_TYPE_EDGE_FALLING:
+ inttype_level = mask;
+ break;
+ case IRQ_TYPE_LEVEL_HIGH:
+ int_polarity = mask;
+ break;
+ case IRQ_TYPE_LEVEL_LOW:
+ break;
+ }
+ clrsetbits_le32(&gpio_port[gpio.port]->int_polarity,
+ mask, int_polarity);
+ clrsetbits_le32(&gpio_port[gpio.port]->inttype_level,
+ mask, inttype_level);
+
+ setbits_le32(&gpio_port[gpio.port]->inten, mask);
+ clrbits_le32(&gpio_port[gpio.port]->intmask, mask);
+}
+
+int gpio_irq_status(gpio_t gpio)
+{
+ uint32_t mask = BIT(gpio.num);
+ uint32_t int_status = read32(&gpio_port[gpio.port]->int_status);
+
+ if (!(int_status & mask))
+ return 0;
+
+ setbits_le32(&gpio_port[gpio.port]->porta_eoi, mask);
+ return 1;
+}
+
int gpio_get(gpio_t gpio)
{
return (read32(&gpio_port[gpio.port]->ext_porta) >> gpio.num) & 0x1;
diff --git a/src/soc/rockchip/common/include/soc/gpio.h b/src/soc/rockchip/common/include/soc/gpio.h
index a888635..4c1cfa0 100644
--- a/src/soc/rockchip/common/include/soc/gpio.h
+++ b/src/soc/rockchip/common/include/soc/gpio.h
@@ -84,6 +84,19 @@
GPIO_OUTPUT = 1,
};
+enum gpio_irq_type {
+ IRQ_TYPE_EDGE_RISING = 0,
+ IRQ_TYPE_EDGE_FALLING,
+ IRQ_TYPE_LEVEL_HIGH,
+ IRQ_TYPE_LEVEL_LOW,
+};
+
+/* Setup and enable irq */
+void gpio_input_irq(gpio_t gpio, enum gpio_irq_type);
+
+/* Check and clear irq status */
+int gpio_irq_status(gpio_t gpio);
+
/* The gpio pull bias setting may be different between SoCs */
u32 gpio_get_pull_val(gpio_t gpio, enum gpio_pull pull);
--
To view, visit https://review.coreboot.org/19433
To unsubscribe, visit https://review.coreboot.org/settings
Gerrit-MessageType: merged
Gerrit-Change-Id: I5de902ab26fe768b641f69d85a5294baf6d916e3
Gerrit-PatchSet: 3
Gerrit-Project: coreboot
Gerrit-Branch: master
Gerrit-Owner: Patrick Georgi <pgeorgi at google.com>
Gerrit-Reviewer: Patrick Georgi <pgeorgi at google.com>
Gerrit-Reviewer: Paul Menzel <paulepanter at users.sourceforge.net>
Gerrit-Reviewer: Stefan Reinauer <stefan.reinauer at coreboot.org>
Gerrit-Reviewer: build bot (Jenkins)
More information about the coreboot-gerrit
mailing list