[coreboot-gerrit] New patch to review for coreboot: skylake: Cleanup formatting in pci_devs.h

Duncan Laurie (dlaurie@google.com) gerrit at coreboot.org
Sat May 28 22:22:33 CEST 2016


Duncan Laurie (dlaurie at google.com) just uploaded a new patch set to gerrit, which you can find at https://review.coreboot.org/14994

-gerrit

commit 0bfb85fbc8366e4c7ab2f0d7385c7fb06061af68
Author: Duncan Laurie <dlaurie at chromium.org>
Date:   Fri May 20 16:00:36 2016 -0700

    skylake: Cleanup formatting in pci_devs.h
    
    Minor cleanups in pci_devs.h for indentation and newlines to be
    consistent throughout the file.
    
    Change-Id: I522df141a6b33d918cfb3de1b9019c0c4a73e3e5
    Signed-off-by: Duncan Laurie <dlaurie at chromium.org>
---
 src/soc/intel/skylake/include/soc/pci_devs.h | 6 ++++--
 1 file changed, 4 insertions(+), 2 deletions(-)

diff --git a/src/soc/intel/skylake/include/soc/pci_devs.h b/src/soc/intel/skylake/include/soc/pci_devs.h
index 53dddcb..74fd1c5 100644
--- a/src/soc/intel/skylake/include/soc/pci_devs.h
+++ b/src/soc/intel/skylake/include/soc/pci_devs.h
@@ -48,6 +48,7 @@
 #define  SA_DEV_DSP		_SA_DEV(DSP)
 
 /* PCH Devices */
+
 #define PCH_DEV_SLOT_ISH	0x13
 #define  PCH_DEVFN_ISH		_PCH_DEVFN(ISH, 0)
 
@@ -55,7 +56,7 @@
 #define  PCH_DEVFN_XHCI		_PCH_DEVFN(XHCI, 0)
 #define  PCH_DEVFN_USBOTG	_PCH_DEVFN(XHCI, 1)
 #define  PCH_DEVFN_THERMAL	_PCH_DEVFN(XHCI, 2)
-#define  PCH_DEVFN_CIO	_PCH_DEVFN(XHCI, 3)
+#define  PCH_DEVFN_CIO		_PCH_DEVFN(XHCI, 3)
 #define  PCH_DEV_XHCI		_PCH_DEV(XHCI, 0)
 #define  PCH_DEV_USBOTG		_PCH_DEV(XHCI, 1)
 #define  PCH_DEV_THERMAL	_PCH_DEV(XHCI, 2)
@@ -137,7 +138,7 @@
 #define  PCH_DEVFN_SMBUS	_PCH_DEVFN(LPC, 4)
 #define  PCH_DEVFN_SPI		_PCH_DEVFN(LPC, 5)
 #define  PCH_DEVFN_GBE		_PCH_DEVFN(LPC, 6)
-#define  PCH_DEVFN_TRACEHUB		_PCH_DEVFN(LPC, 7)
+#define  PCH_DEVFN_TRACEHUB	_PCH_DEVFN(LPC, 7)
 #define  PCH_DEV_LPC		_PCH_DEV(LPC, 0)
 #define  PCH_DEV_P2SB		_PCH_DEV(LPC, 1)
 #define  PCH_DEV_PMC		_PCH_DEV(LPC, 2)
@@ -145,4 +146,5 @@
 #define  PCH_DEV_SMBUS		_PCH_DEV(LPC, 4)
 #define  PCH_DEV_SPI		_PCH_DEV(LPC, 5)
 #define  PCH_DEV_GBE		_PCH_DEV(LPC, 6)
+
 #endif



More information about the coreboot-gerrit mailing list