[coreboot-gerrit] Patch set updated for coreboot: rockchip/rk3288: Shuffle memlayout to make it fit

Patrick Georgi (pgeorgi@google.com) gerrit at coreboot.org
Sat May 7 09:03:20 CEST 2016


Patrick Georgi (pgeorgi at google.com) just uploaded a new patch set to gerrit, which you can find at https://review.coreboot.org/14730

-gerrit

commit 4a5e52b8a721f04263b6df88a53355779df6b576
Author: Julius Werner <jwerner at chromium.org>
Date:   Mon May 2 13:06:08 2016 -0700

    rockchip/rk3288: Shuffle memlayout to make it fit
    
    Another day, another overflowing RK3288 stage. There's almost 2K of
    space left in verstage/romstage (*gasp*, such waste!), so let's move one
    of them over to the bootblock. (We now have no whole kilobyte left that
    I can see...)
    
    BRANCH=None
    BUG=chromium:608439
    TEST=Built Jerry
    
    Change-Id: Ice51d73ec0d89bcb1c927046be95630f177469c5
    Signed-off-by: Patrick Georgi <pgeorgi at chromium.org>
    Original-Commit-Id: fb7a101daba4f4f899a9c907b29d908661aa2dae
    Original-Change-Id: Ib72c0b3718aac38bc97c898a74aa5757e46cef0b
    Original-Signed-off-by: Julius Werner <jwerner at chromium.org>
    Original-Reviewed-on: https://chromium-review.googlesource.com/341742
    Original-Reviewed-by: Daisuke Nojiri <dnojiri at chromium.org>
---
 src/soc/rockchip/rk3288/include/soc/memlayout.ld | 8 ++++----
 1 file changed, 4 insertions(+), 4 deletions(-)

diff --git a/src/soc/rockchip/rk3288/include/soc/memlayout.ld b/src/soc/rockchip/rk3288/include/soc/memlayout.ld
index 7394fbe..daff503 100644
--- a/src/soc/rockchip/rk3288/include/soc/memlayout.ld
+++ b/src/soc/rockchip/rk3288/include/soc/memlayout.ld
@@ -30,10 +30,10 @@ SECTIONS
 
 	SRAM_START(0xFF700000)
 	TTB(0xFF700000, 16K)
-	BOOTBLOCK(0xFF704004, 18K - 4)
-	PRERAM_CBMEM_CONSOLE(0xFF708800, 4K)
-	VBOOT2_WORK(0xFF709800, 12K)
-	OVERLAP_VERSTAGE_ROMSTAGE(0xFF70C800, 41K)
+	BOOTBLOCK(0xFF704004, 19K - 4)
+	PRERAM_CBMEM_CONSOLE(0xFF708C00, 4K)
+	VBOOT2_WORK(0xFF709C00, 12K)
+	OVERLAP_VERSTAGE_ROMSTAGE(0xFF70CC00, 40K)
 	TTB_SUBTABLES(0xFF716C00, 1K)
 	PRERAM_CBFS_CACHE(0xFF717000, 1K)
 	TIMESTAMP(0xFF717400, 0x180)



More information about the coreboot-gerrit mailing list