[coreboot-gerrit] New patch to review for coreboot: google/chell: Update DPTF thermal parameters

Patrick Georgi (pgeorgi@google.com) gerrit at coreboot.org
Thu Mar 17 15:12:32 CET 2016


Patrick Georgi (pgeorgi at google.com) just uploaded a new patch set to gerrit, which you can find at https://review.coreboot.org/14119

-gerrit

commit 902dcd4ba7b7a0c44409f6d8fa05bddfdc849ce8
Author: Duncan Laurie <dlaurie at chromium.org>
Date:   Tue Mar 15 16:42:07 2016 -0700

    google/chell: Update DPTF thermal parameters
    
    MinPL1:      2.5W
    MaxPL1:      7W
    StepPL1:     0.25W
    _PSV(TSR2):  51C
    _TRT(TSR2):  9 second
    
    BUG=chrome-os-partner:49859
    BRANCH=glados
    TEST=build and boot on chell
    
    Change-Id: I69de1d66fb0d52ad0ad77eb51ca56f50fc44c255
    Signed-off-by: Patrick Georgi <pgeorgi at chromium.org>
    Original-Commit-Id: 845f1d046a5143057d683b2bd9cf5dab2ab2ef34
    Original-Change-Id: I8a161c979a22621f5f854926677cb7835f8ce88b
    Original-Signed-off-by: Duncan Laurie <dlaurie at chromium.org>
    Original-Reviewed-on: https://chromium-review.googlesource.com/332857
    Original-Reviewed-by: Aaron Durbin <adurbin at chromium.org>
    Original-(cherry picked from commit 4d5023524591fc6b651a199874ed990bd5be1d50)
    Original-Reviewed-on: https://chromium-review.googlesource.com/333071
---
 src/mainboard/google/chell/acpi/dptf.asl | 10 +++++-----
 1 file changed, 5 insertions(+), 5 deletions(-)

diff --git a/src/mainboard/google/chell/acpi/dptf.asl b/src/mainboard/google/chell/acpi/dptf.asl
index d3549a7..5af788d 100644
--- a/src/mainboard/google/chell/acpi/dptf.asl
+++ b/src/mainboard/google/chell/acpi/dptf.asl
@@ -29,7 +29,7 @@
 
 #define DPTF_TSR2_SENSOR_ID	3
 #define DPTF_TSR2_SENSOR_NAME	"DRAM"
-#define DPTF_TSR2_PASSIVE	55
+#define DPTF_TSR2_PASSIVE	51
 #define DPTF_TSR2_CRITICAL	75
 
 #define DPTF_TSR3_SENSOR_ID	4
@@ -63,7 +63,7 @@ Name (DTRT, Package () {
 	Package () { \_SB.PCI0.B0D4, \_SB.DPTF.TSR1, 100, 600, 0, 0, 0, 0 },
 
 	/* CPU Effect on Temp Sensor 2 */
-	Package () { \_SB.PCI0.B0D4, \_SB.DPTF.TSR2, 100, 600, 0, 0, 0, 0 },
+	Package () { \_SB.PCI0.B0D4, \_SB.DPTF.TSR2, 100, 90, 0, 0, 0, 0 },
 
 	/* Charger Effect on Temp Sensor 2 */
 	Package () { \_SB.DPTF.TCHG, \_SB.DPTF.TSR2, 200, 600, 0, 0, 0, 0 },
@@ -77,11 +77,11 @@ Name (MPPC, Package ()
 	0x2,		/* Revision */
 	Package () {	/* Power Limit 1 */
 		0,	/* PowerLimitIndex, 0 for Power Limit 1 */
-		1600,	/* PowerLimitMinimum */
-		6000,	/* PowerLimitMaximum */
+		2500,	/* PowerLimitMinimum */
+		7000,	/* PowerLimitMaximum */
 		1000,	/* TimeWindowMinimum */
 		1000,	/* TimeWindowMaximum */
-		200	/* StepSize */
+		250	/* StepSize */
 	},
 	Package () {	/* Power Limit 2 */
 		1,	/* PowerLimitIndex, 1 for Power Limit 2 */



More information about the coreboot-gerrit mailing list